{"id":"https://openalex.org/W2152614739","doi":"https://doi.org/10.1109/ispacs.2013.6704512","title":"FPGA implementation of parallel unitary-rotation Jacobi EVD method based on Network-on-Chip","display_name":"FPGA implementation of parallel unitary-rotation Jacobi EVD method based on Network-on-Chip","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2152614739","doi":"https://doi.org/10.1109/ispacs.2013.6704512","mag":"2152614739"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2013.6704512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2013.6704512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on Intelligent Signal Processing and Communication Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072549583","display_name":"Chi\u2010Chia Sun","orcid":"https://orcid.org/0000-0002-3112-2516"},"institutions":[{"id":"https://openalex.org/I40689657","display_name":"National Formosa University","ror":"https://ror.org/00q523p52","country_code":"TW","type":"education","lineage":["https://openalex.org/I40689657"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chi-Chia Sun","raw_affiliation_strings":["Department of Electronic Engineering, National Formosa University, Huwei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Formosa University, Huwei, Taiwan","institution_ids":["https://openalex.org/I40689657"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022396018","display_name":"Juergen Goetze","orcid":null},"institutions":[{"id":"https://openalex.org/I40689657","display_name":"National Formosa University","ror":"https://ror.org/00q523p52","country_code":"TW","type":"education","lineage":["https://openalex.org/I40689657"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juergen Goetze","raw_affiliation_strings":["Department of Electronic Engineering, National Formosa University, Huwei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Formosa University, Huwei, Taiwan","institution_ids":["https://openalex.org/I40689657"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072549583"],"corresponding_institution_ids":["https://openalex.org/I40689657"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66913368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.8396337032318115},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.819797158241272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.750984787940979},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6875433325767517},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6050287485122681},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5749926567077637},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.539912223815918},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4995918273925781},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.4794434607028961},{"id":"https://openalex.org/keywords/rotation","display_name":"Rotation (mathematics)","score":0.46716511249542236},{"id":"https://openalex.org/keywords/jacobi-method","display_name":"Jacobi method","score":0.4666239023208618},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4547119140625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3667301535606384},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36092472076416016},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.22779932618141174},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1552717387676239},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09066131711006165}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8396337032318115},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.819797158241272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.750984787940979},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6875433325767517},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6050287485122681},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5749926567077637},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.539912223815918},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4995918273925781},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.4794434607028961},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.46716511249542236},{"id":"https://openalex.org/C67923128","wikidata":"https://www.wikidata.org/wiki/Q1481893","display_name":"Jacobi method","level":2,"score":0.4666239023208618},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4547119140625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3667301535606384},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36092472076416016},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.22779932618141174},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1552717387676239},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09066131711006165},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2013.6704512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2013.6704512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on Intelligent Signal Processing and Communication Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523869137","https://openalex.org/W1595370658","https://openalex.org/W2007446032","https://openalex.org/W2044829853","https://openalex.org/W2087751907","https://openalex.org/W2093637157","https://openalex.org/W2141690700","https://openalex.org/W2153025112","https://openalex.org/W2157334717","https://openalex.org/W2163835931"],"related_works":["https://openalex.org/W1928040111","https://openalex.org/W2131130963","https://openalex.org/W2150337236","https://openalex.org/W2112333005","https://openalex.org/W2301399139","https://openalex.org/W2171465680","https://openalex.org/W3144399550","https://openalex.org/W1489640024","https://openalex.org/W2073514447","https://openalex.org/W2125029645"],"abstract_inverted_index":{"In":[0,29],"this":[1],"paper,":[2],"a":[3,47,74],"new":[4],"design":[5,51],"concept":[6],"for":[7],"accelerating":[8],"parallel":[9],"Jacobi":[10,53],"method":[11],"by":[12],"using":[13,73],"Network-on-Chip":[14],"(NoC)":[15],"is":[16,24],"presented.":[17],"The":[18,67],"implementation":[19],"of":[20,39,45],"the":[21,34,37,43,57,89],"Brent-Luk-EVD":[22],"array":[23,55],"used":[25],"as":[26],"an":[27],"example.":[28],"order":[30],"to":[31,80],"further":[32],"study":[33],"tradeoff":[35],"between":[36],"performance/complexity":[38],"EVD":[40,54,85],"processors":[41],"and":[42,87],"load/throughput":[44],"interconnects,":[46],"mesh":[48],"structure":[49],"NoC":[50,75],"based":[52],"with":[56,82],"simplified":[58],"\u03bc-CORDIC":[59],"processor":[60],"PE":[61],"has":[62],"be":[63],"implemented":[64],"on":[65],"FPGA.":[66],"hardware":[68],"experimental":[69],"results":[70],"show":[71],"that":[72],"architecture":[76],"makes":[77],"it":[78],"able":[79],"deal":[81],"large-scale":[83],"size":[84],"problem":[86],"reduce":[88],"computation":[90],"time.":[91]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}