{"id":"https://openalex.org/W2077683753","doi":"https://doi.org/10.1109/ispacs.2012.6473601","title":"Boundary scan test solution for MorPACK platform","display_name":"Boundary scan test solution for MorPACK platform","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2077683753","doi":"https://doi.org/10.1109/ispacs.2012.6473601","mag":"2077683753"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2012.6473601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101901556","display_name":"Chun-Ming Huang","orcid":"https://orcid.org/0000-0001-7973-9112"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chun-Ming Huang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039735116","display_name":"Chih-Chyau Yang","orcid":"https://orcid.org/0000-0001-6508-8160"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Chyau Yang","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103047746","display_name":"Chien\u2010Ming Wu","orcid":"https://orcid.org/0000-0001-9295-7181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chien-Ming Wu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071430405","display_name":"Chun\u2010Chieh Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chiu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039387461","display_name":"Shuaicheng Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yi-Jun Liu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012979818","display_name":"Chun-Chieh Chu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Chieh Chu","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109360609","display_name":"Chun-Ping Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Ping Lin","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086700682","display_name":"Wei-De Chien","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei-De Chien","raw_affiliation_strings":["National Chip Implementation Center, Hsinchu, Taiwan","National Chip Implementation Center (CIC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chip Implementation Center, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Chip Implementation Center (CIC), Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5101901556"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13724939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"802","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8620268106460571},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6915494203567505},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6624212265014648},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6277702450752258},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5907591581344604},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.5229488015174866},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4258188009262085},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.41540849208831787},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3814733624458313},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.36715972423553467}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8620268106460571},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6915494203567505},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6624212265014648},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6277702450752258},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5907591581344604},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.5229488015174866},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4258188009262085},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.41540849208831787},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3814733624458313},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.36715972423553467},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2012.6473601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1594998828","https://openalex.org/W1849928240","https://openalex.org/W2118339691","https://openalex.org/W2125134910","https://openalex.org/W2145747204","https://openalex.org/W2147105328"],"related_works":["https://openalex.org/W2379280877","https://openalex.org/W2001654810","https://openalex.org/W2538042735","https://openalex.org/W1484535011","https://openalex.org/W2172081922","https://openalex.org/W2036853370","https://openalex.org/W79379040","https://openalex.org/W2046542368","https://openalex.org/W2359080140","https://openalex.org/W1527836777"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,77],"boundary":[4,90,121],"scan":[5,91,122,176],"test":[6,92,123],"solution":[7,124],"for":[8],"three-dimensional":[9],"(3D)":[10],"heterogeneous":[11,27,61],"system":[12,57,62],"integration":[13,28],"platform,":[14,72],"namely,":[15],"MorPACK":[16,24,39,55,71],"(morphing":[17],"package).":[18],"The":[19,36,89,114,140],"3D-stacking":[20],"technique":[21],"makes":[22],"the":[23,54,68,73,97,119,144,150,155,162,170],"platform":[25,40,58],"with":[26,47,135,147],"capabilities":[29],"through":[30],"connection":[31,84],"modules":[32,82,85],"and":[33,44,83,105,111,130,137,167],"circuit":[34,81],"modules.":[35],"architecture":[37],"of":[38,70,99,132,157,164],"achieves":[41,107],"high":[42,108,112],"performance":[43],"function":[45,69],"flexibility":[46],"low":[48],"silicon":[49],"area":[50,129,145,172],"cost":[51,173],"by":[52],"sharing":[53],"common":[56],"(CSP)":[59],"on":[60,86,102],"integration.":[63],"In":[64],"order":[65],"to":[66,95,160],"verify":[67],"interconnection":[74,100,165],"wire":[75,101,166],"is":[76,93,125],"critical":[78],"component":[79],"between":[80],"PCB":[87,103,158],"board.":[88],"used":[94],"check":[96],"correctness":[98],"board":[104,159],"then":[106,168],"fault":[109],"coverage":[110],"quality.":[113],"simulation":[115],"results":[116],"show":[117],"that":[118],"proposed":[120,151],"slightly":[126],"increased":[127],"in":[128],"timing":[131],"ARM":[133],"CPU":[134],"1.4%":[136],"1.9%":[138],"respectively.":[139],"south-bridge":[141],"only":[142],"consumes":[143],"plenty":[146],"4.5%.":[148],"Therefore,":[149],"method":[152],"can":[153],"arrange":[154],"routing":[156],"achieve":[161],"verification":[163],"obtains":[169],"small":[171],"without":[174],"addressable":[175],"port":[177],"chip.":[178]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}