{"id":"https://openalex.org/W2050381272","doi":"https://doi.org/10.1109/ispacs.2012.6473600","title":"Low power design flow with static and statistical timing analysis","display_name":"Low power design flow with static and statistical timing analysis","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2050381272","doi":"https://doi.org/10.1109/ispacs.2012.6473600","mag":"2050381272"},"language":"en","primary_location":{"id":"doi:10.1109/ispacs.2012.6473600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114228395","display_name":"Ko\u2010Chi Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ko-Chi Kuo","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057439501","display_name":"Hsueh-Ta Ko","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsueh-Ta Ko","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University,  Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"798","last_page":"801"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6231188774108887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6129311323165894},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5659864544868469},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5438755750656128},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5383819937705994},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5316810011863708},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5169967412948608},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5048709511756897},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5015583038330078},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4941737949848175},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4924686849117279},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48132312297821045},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4627530574798584},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4598357081413269},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.45849764347076416},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45261579751968384},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.44422686100006104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44258615374565125},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.43848252296447754},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43601807951927185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2704915404319763},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.22868376970291138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22299164533615112},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2222224473953247},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21522927284240723},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.19996431469917297},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19687944650650024},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.14744317531585693},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.12093135714530945}],"concepts":[{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6231188774108887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6129311323165894},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5659864544868469},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5438755750656128},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5383819937705994},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5316810011863708},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5169967412948608},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5048709511756897},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5015583038330078},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4941737949848175},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4924686849117279},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48132312297821045},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4627530574798584},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4598357081413269},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.45849764347076416},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45261579751968384},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.44422686100006104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44258615374565125},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.43848252296447754},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43601807951927185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2704915404319763},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.22868376970291138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22299164533615112},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2222224473953247},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21522927284240723},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.19996431469917297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19687944650650024},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.14744317531585693},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.12093135714530945},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispacs.2012.6473600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispacs.2012.6473600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320316499","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80"},{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1517022795","https://openalex.org/W2012659341","https://openalex.org/W2058996914","https://openalex.org/W2087773252","https://openalex.org/W2095765930","https://openalex.org/W2107566947","https://openalex.org/W2120116751","https://openalex.org/W2121334524","https://openalex.org/W2125052583","https://openalex.org/W2128090256","https://openalex.org/W2150322402","https://openalex.org/W2588543890","https://openalex.org/W4230515499","https://openalex.org/W4240732800","https://openalex.org/W4254506919","https://openalex.org/W6672556086","https://openalex.org/W6678534379","https://openalex.org/W6678895034"],"related_works":["https://openalex.org/W3131741930","https://openalex.org/W2594032196","https://openalex.org/W2059812140","https://openalex.org/W2003625360","https://openalex.org/W2107124839","https://openalex.org/W4256681489","https://openalex.org/W2101848280","https://openalex.org/W3095939331","https://openalex.org/W2337636225","https://openalex.org/W2544718775"],"abstract_inverted_index":{"Low":[0],"power":[1,64,120,139,151],"design":[2,44,116,132,159],"is":[3],"a":[4,94],"critical":[5,24,59,95],"issue":[6],"for":[7,12],"the":[8,13,23,27,34,38,42,47,58,62,72,79,85,91,98,102,106,111,123,130,149,156],"consumer":[9],"electronics":[10],"especially":[11],"handhold":[14],"devices.":[15],"This":[16,69],"paper":[17,70],"employs":[18],"an":[19,135,142],"algorithm":[20],"that":[21,129],"searches":[22],"path":[25,86,96],"of":[26,93,137,144],"logical":[28],"circuit.":[29,100],"Then,":[30],"by":[31],"embedding":[32],"with":[33,105,141],"level":[35],"converter":[36],"into":[37],"original":[39,157],"logic":[40,99,103],"circuit,":[41],"proposed":[43,107,131],"can":[45,66,83,109,133],"supply":[46,49],"lower":[48],"voltage":[50],"to":[51,77,90],"circuits":[52,127],"which":[53,88],"are":[54],"not":[55],"resided":[56],"on":[57,122],"path.":[60],"Hence,":[61,148],"overall":[63,150],"consumption":[65,121],"be":[67],"reduced.":[68],"uses":[71],"static":[73],"and":[74],"statistical":[75],"approaches":[76],"perform":[78],"timing":[80],"analysis.":[81],"It":[82],"search":[84],"sensitivity":[87],"equals":[89],"probability":[92],"in":[97],"Finally,":[101],"gate":[104],"cell":[108,113,158],"replace":[110],"standard":[112],"through":[114],"cell-based":[115],"approach.":[117],"The":[118],"simulated":[119],"ISCAS":[124],"85":[125],"benchmark":[126],"shows":[128],"reduce":[134],"average":[136,143],"39%":[138],"reduction":[140],"18%":[145],"delay":[146,152],"overhead.":[147],"product":[153],"still":[154],"outperform":[155],"over":[160],"25%.":[161]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}