{"id":"https://openalex.org/W2294394537","doi":"https://doi.org/10.1109/ispa.2013.6703835","title":"Design space exploration of high level stream programs on parallel architectures: A focus on the buffer size minimization and optimization problem","display_name":"Design space exploration of high level stream programs on parallel architectures: A focus on the buffer size minimization and optimization problem","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2294394537","doi":"https://doi.org/10.1109/ispa.2013.6703835","mag":"2294394537"},"language":"en","primary_location":{"id":"doi:10.1109/ispa.2013.6703835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispa.2013.6703835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082435891","display_name":"Simone Casale Brunet","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Simone Casale Brunet","raw_affiliation_strings":["SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109040176","display_name":"Claudio Alberti","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Claudio Alberti","raw_affiliation_strings":["SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Mattavelli","raw_affiliation_strings":["SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065449878","display_name":"J\u00f6rn W. Janneck","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jorn W. Janneck","raw_affiliation_strings":["Department of Computer Science, Lund Institute of Technology, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Lund Institute of Technology, Sweden","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8966,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73110932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"738","last_page":"743"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9794847369194031},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.8182435035705566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8155374526977539},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6515581607818604},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6035265922546387},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.5893023610115051},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5465216636657715},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.520615816116333},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.361836314201355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.347156822681427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3021467328071594},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21094262599945068}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9794847369194031},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.8182435035705566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155374526977539},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6515581607818604},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6035265922546387},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.5893023610115051},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5465216636657715},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.520615816116333},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.361836314201355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.347156822681427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3021467328071594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21094262599945068},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ispa.2013.6703835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ispa.2013.6703835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W11388123","https://openalex.org/W1559577056","https://openalex.org/W1597755753","https://openalex.org/W1849568040","https://openalex.org/W2013878293","https://openalex.org/W2029823978","https://openalex.org/W2033178848","https://openalex.org/W2046026558","https://openalex.org/W2077199965","https://openalex.org/W2120431055","https://openalex.org/W2121817468","https://openalex.org/W2127044011","https://openalex.org/W2132457452","https://openalex.org/W2135281208","https://openalex.org/W2152943298","https://openalex.org/W2179825846","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W2890557332","https://openalex.org/W1497179374","https://openalex.org/W3048824278","https://openalex.org/W4298442907","https://openalex.org/W2077629192","https://openalex.org/W4282568311","https://openalex.org/W4313484792"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,89,97],"dataflow":[4,25,66,102],"design":[5],"methodology":[6],"and":[7,27,32],"an":[8,41],"associated":[9],"co-exploration":[10],"environment,":[11],"focusing":[12],"on":[13,37,88],"the":[14,38,47,53,58,64,80],"optimization":[15],"of":[16,40,55,101],"buffer":[17,81,91],"sizes.":[18],"The":[19],"approach":[20],"is":[21,30,77],"applicable":[22],"to":[23,46],"dynamic":[24],"designs":[26],"its":[28],"performance":[29],"presented":[31],"validated":[33],"by":[34,69],"experimental":[35],"results":[36],"porting":[39],"MPEG-4":[42],"Simple":[43],"Profile":[44],"decoder":[45,59],"STM":[48],"STHORM":[49],"manycore":[50],"platform.":[51],"For":[52],"purpose":[54],"this":[56,73],"work,":[57],"has":[60],"been":[61],"written":[62],"using":[63],"RVC-CAL":[65],"language":[67],"standardized":[68],"ISO/IEC.":[70],"Starting":[71],"from":[72],"high-level":[74],"representation":[75],"it":[76],"demonstrated":[78],"how":[79],"size":[82,92],"configuration":[83],"can":[84],"be":[85],"optimized,":[86],"based":[87],"novel":[90],"minimization":[93],"algorithm":[94],"suitable":[95],"for":[96],"very":[98],"general":[99],"class":[100],"programs.":[103]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}