{"id":"https://openalex.org/W1970285662","doi":"https://doi.org/10.1109/isorc.2013.6913204","title":"Object representation model for a cache memory in a real-time Java environment","display_name":"Object representation model for a cache memory in a real-time Java environment","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W1970285662","doi":"https://doi.org/10.1109/isorc.2013.6913204","mag":"1970285662"},"language":"en","primary_location":{"id":"doi:10.1109/isorc.2013.6913204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isorc.2013.6913204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085930250","display_name":"M. Teresa Higuera\u2010Toledano","orcid":"https://orcid.org/0000-0001-7503-9207"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"M. Teresa Higuera-Toledano","raw_affiliation_strings":["Universidad Complutense de Madrid Ciudad Universitaria, Madrid, Spain","Universidad Complutense de Madrid, Ciudad Universitaria, Madrid 28040, Spain#TAB#"],"affiliations":[{"raw_affiliation_string":"Universidad Complutense de Madrid Ciudad Universitaria, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]},{"raw_affiliation_string":"Universidad Complutense de Madrid, Ciudad Universitaria, Madrid 28040, Spain#TAB#","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5085930250"],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05195965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8625702261924744},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6646115183830261},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6589783430099487},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6248758435249329},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5977438688278198},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5927383899688721},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.58051598072052},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4669778048992157},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4418957233428955},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3432105779647827},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3338289260864258},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2669544219970703}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8625702261924744},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6646115183830261},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6589783430099487},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6248758435249329},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5977438688278198},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5927383899688721},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.58051598072052},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4669778048992157},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4418957233428955},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3432105779647827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3338289260864258},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2669544219970703}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isorc.2013.6913204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isorc.2013.6913204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W119620300","https://openalex.org/W203369619","https://openalex.org/W1486206340","https://openalex.org/W1546027857","https://openalex.org/W1583996828","https://openalex.org/W1977365631","https://openalex.org/W1987906365","https://openalex.org/W1991233955","https://openalex.org/W2011697140","https://openalex.org/W2019109943","https://openalex.org/W2020191041","https://openalex.org/W2027773381","https://openalex.org/W2058200712","https://openalex.org/W2059073305","https://openalex.org/W2066444215","https://openalex.org/W2092364586","https://openalex.org/W2093694045","https://openalex.org/W2099977629","https://openalex.org/W2106331723","https://openalex.org/W2114097602","https://openalex.org/W2120448109","https://openalex.org/W2121042085","https://openalex.org/W2132286480","https://openalex.org/W2138837084","https://openalex.org/W2151953248","https://openalex.org/W2154743455","https://openalex.org/W2159180252","https://openalex.org/W2166091242","https://openalex.org/W2167995300","https://openalex.org/W2169831205","https://openalex.org/W2256968453","https://openalex.org/W4250784990","https://openalex.org/W6604877901","https://openalex.org/W6608252823","https://openalex.org/W6629002343","https://openalex.org/W6634728967","https://openalex.org/W6683513805"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2369103246","https://openalex.org/W2098406302","https://openalex.org/W2539712666","https://openalex.org/W2020176098","https://openalex.org/W2535115842","https://openalex.org/W2298260853"],"abstract_inverted_index":{"Conventional":[0],"cache":[1,18,49,71,99],"memories":[2,19],"act":[3],"to":[4,79],"bridge":[5],"the":[6,11,26,61,67,91],"gap":[7],"in":[8,37,60,95],"speeds":[9],"between":[10],"processor":[12],"and":[13],"main":[14],"memory.":[15],"However,":[16],"typical":[17],"do":[20,80],"not":[21],"take":[22],"into":[23,90],"account":[24],"of":[25,29,63],"specific":[27],"characteristics":[28],"objects-oriented":[30],"programs.":[31],"As":[32],"result":[33],"it":[34],"may":[35],"incur":[36],"a":[38,74,103],"performance":[39],"penalty.":[40],"In":[41,77],"this":[42,96],"paper,":[43],"we":[44,82],"discuss":[45],"how":[46],"an":[47,84],"objects-based":[48],"device":[50],"can":[51],"support":[52],"Java":[53],"objects.":[54],"This":[55,105],"feature":[56],"is":[57,73],"especially":[58],"useful":[59],"field":[62],"real-time":[64],"programming,":[65],"where":[66],"determinism":[68],"for":[69],"memory":[70,100,106],"accesses":[72],"limiting":[75],"factor.":[76],"order":[78],"that,":[81],"propose":[83],"object":[85],"layout":[86],"which":[87],"splits":[88],"objects":[89],"same":[92],"sized":[93],"blocks;":[94],"way,":[97],"each":[98],"line":[101],"supports":[102],"block.":[104],"model":[107],"avoids":[108],"external":[109],"fragmentation,":[110],"while":[111],"minimizing":[112],"internal":[113],"fragmentation.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}