{"id":"https://openalex.org/W4404849250","doi":"https://doi.org/10.1109/isocc62682.2024.10762686","title":"Analysis of Test Environment Configuration for High-Speed Link Chip Measurement","display_name":"Analysis of Test Environment Configuration for High-Speed Link Chip Measurement","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4404849250","doi":"https://doi.org/10.1109/isocc62682.2024.10762686"},"language":"en","primary_location":{"id":"doi:10.1109/isocc62682.2024.10762686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103015342","display_name":"Yunseong Jo","orcid":"https://orcid.org/0000-0002-2884-1624"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Yunseong Jo","raw_affiliation_strings":["Hanyang University,Department of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Department of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100737775","display_name":"Hyuntae Kim","orcid":"https://orcid.org/0000-0001-7681-1609"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyuntae Kim","raw_affiliation_strings":["Hanyang University,Department of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Department of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056788062","display_name":"Jaeduk Han","orcid":"https://orcid.org/0000-0002-2292-7670"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeduk Han","raw_affiliation_strings":["Hanyang University,Department of Electronic Engineering,Seoul,Korea"],"affiliations":[{"raw_affiliation_string":"Hanyang University,Department of Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103015342"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23621746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"430","last_page":"431"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9187999963760376,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5851726531982422},{"id":"https://openalex.org/keywords/link","display_name":"Link (geometry)","score":0.5590589642524719},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.553900957107544},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43101319670677185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.418839693069458},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1476028859615326},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12493124604225159}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5851726531982422},{"id":"https://openalex.org/C2778753846","wikidata":"https://www.wikidata.org/wiki/Q6554239","display_name":"Link (geometry)","level":2,"score":0.5590589642524719},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.553900957107544},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43101319670677185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.418839693069458},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1476028859615326},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12493124604225159}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc62682.2024.10762686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2084611015","https://openalex.org/W2153589554","https://openalex.org/W2538371015","https://openalex.org/W2776148539"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W2065289416","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2087695844","https://openalex.org/W2017236304","https://openalex.org/W2154106283","https://openalex.org/W2912613323","https://openalex.org/W2142443274"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"analysis":[4],"of":[5,56],"a":[6,22],"test":[7],"channel":[8,18],"environment":[9],"designed":[10],"for":[11],"high-speed":[12],"serial":[13],"links.":[14],"The":[15,40],"microstrip":[16,44],"line":[17,45],"was":[19],"fabricated":[20,35],"using":[21],"4-layer":[23],"FR-4.":[24],"Using":[25],"this":[26],"environment,":[27],"various":[28],"components":[29],"susceptible":[30],"to":[31,36],"impedance":[32],"mismatching":[33],"were":[34,51],"compare":[37],"signal":[38],"integrity.":[39],"bonding":[41],"wire":[42],"length,":[43],"width,":[46],"and":[47,59],"RF":[48],"connector":[49],"footprint":[50],"constructed,":[52],"followed":[53],"by":[54],"measurements":[55],"the":[57],"S-parameters":[58],"TDR":[60],"impedance.":[61]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}