{"id":"https://openalex.org/W4404849609","doi":"https://doi.org/10.1109/isocc62682.2024.10762423","title":"CARDS: A Novel Detailed Macro Placement Framework for Minimizing Wirelength","display_name":"CARDS: A Novel Detailed Macro Placement Framework for Minimizing Wirelength","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4404849609","doi":"https://doi.org/10.1109/isocc62682.2024.10762423"},"language":"en","primary_location":{"id":"doi:10.1109/isocc62682.2024.10762423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114095439","display_name":"Yen-Lin Chua","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Lin Chua","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102573640","display_name":"Meng-Shan Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Shan Wu","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114858803","display_name":"Yuguang Chen","orcid":"https://orcid.org/0000-0002-1679-6395"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Guang Chen","raw_affiliation_strings":["National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University,Department of Electrical Engineering,Taoyuan,Taiwan,320","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22332927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.6983000040054321,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.6983000040054321,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7949734330177307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6981236934661865},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6374606490135193},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4371778666973114},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3586265742778778},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33627593517303467},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2358071506023407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19033706188201904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16446298360824585},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14757665991783142},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10868924856185913}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7949734330177307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6981236934661865},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6374606490135193},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4371778666973114},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3586265742778778},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33627593517303467},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2358071506023407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19033706188201904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16446298360824585},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14757665991783142},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10868924856185913}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc62682.2024.10762423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2167190617","https://openalex.org/W2909290526","https://openalex.org/W4256263672","https://openalex.org/W6830150206"],"related_works":["https://openalex.org/W1969091636","https://openalex.org/W4388820510","https://openalex.org/W4239988924","https://openalex.org/W2774125915","https://openalex.org/W4255072499","https://openalex.org/W2055907840","https://openalex.org/W2997784719","https://openalex.org/W2058407220","https://openalex.org/W4391382572","https://openalex.org/W2293911681"],"abstract_inverted_index":{"In":[0],"contemporary":[1],"IC":[2,28],"design,":[3],"the":[4,31,47,122,143],"use":[5],"of":[6,33,43,97,124,131],"reusable":[7],"intellectual":[8],"property":[9],"(IP)":[10],"and":[11,20,41,69,99,115],"embedded":[12],"memory":[13],"is":[14,30],"pivotal":[15],"for":[16,84],"expediting":[17],"design":[18,29,49],"cycles":[19],"enhancing":[21],"performance.":[22],"A":[23],"prominent":[24],"trend":[25],"in":[26,135],"efficient":[27],"adoption":[32],"mixed-size":[34],"circuits,":[35],"which":[36],"incorporate":[37],"with":[38],"large":[39],"macros":[40,60],"millions":[42],"standard":[44],"cells.":[45],"Among":[46],"various":[48],"stages,":[50],"macro":[51,86,92,145],"placement":[52,68,93],"emerges":[53],"as":[54],"a":[55,80,95,128],"critical":[56],"factor.":[57],"Strategically":[58],"organizing":[59],"during":[61],"this":[62],"phase":[63],"can":[64],"greatly":[65],"facilitate":[66],"standard-cell":[67],"routing,":[70],"thereby":[71],"significantly":[72],"improving":[73],"circuit":[74],"permanence.":[75],"This":[76],"paper":[77],"introduces":[78],"CARDS,":[79],"novel":[81],"framework":[82,103],"tailored":[83],"detailed":[85],"placement.":[87,146],"CARDS":[88,125],"enhances":[89],"an":[90],"initial":[91,144],"through":[94],"series":[96],"flipping":[98],"moving":[100],"operations.":[101],"The":[102],"comprises":[104],"five":[105],"steps:":[106],"Data":[107],"processing,":[108],"Recomputed":[109],"center":[110],"finding,":[111],"Adjustment,":[112],"Sixteen-type":[113],"flipping,":[114],"Center-toward":[116],"flipping.":[117],"Our":[118],"experimental":[119],"findings":[120],"showcase":[121],"capability":[123],"to":[126,133,142],"achieve":[127],"noteworthy":[129],"reduction":[130],"up":[132],"16.54%":[134],"half-perimeter":[136],"wirelength":[137],"(HPWL)":[138],"post-detailed":[139],"routing":[140],"compared":[141]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}