{"id":"https://openalex.org/W4404848004","doi":"https://doi.org/10.1109/isocc62682.2024.10762332","title":"A High-Speed HBM Receiver Design for High-Performance Computing Systems","display_name":"A High-Speed HBM Receiver Design for High-Performance Computing Systems","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4404848004","doi":"https://doi.org/10.1109/isocc62682.2024.10762332"},"language":"en","primary_location":{"id":"doi:10.1109/isocc62682.2024.10762332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106624748","display_name":"Thinh Nguyen-Viet","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Thinh Nguyen-Viet","raw_affiliation_strings":["Inha University,Department of Electrical and Computer Engineering,Incheon,Korea,22212"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inha University,Department of Electrical and Computer Engineering,Incheon,Korea,22212","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110100251","display_name":"Gyung\u2010Su Byun","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyung-Su Byun","raw_affiliation_strings":["Inha University,Department of Electrical and Computer Engineering,Incheon,Korea,22212"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inha University,Department of Electrical and Computer Engineering,Incheon,Korea,22212","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18045286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9757999777793884,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9602000117301941,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7428429126739502},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.5471100807189941},{"id":"https://openalex.org/keywords/high-speed-train","display_name":"High speed train","score":0.4788258373737335},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44652628898620605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2311374843120575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14077123999595642}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7428429126739502},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5471100807189941},{"id":"https://openalex.org/C2987763966","wikidata":"https://www.wikidata.org/wiki/Q211382","display_name":"High speed train","level":2,"score":0.4788258373737335},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44652628898620605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2311374843120575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14077123999595642},{"id":"https://openalex.org/C22212356","wikidata":"https://www.wikidata.org/wiki/Q775325","display_name":"Transport engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc62682.2024.10762332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1973702728","https://openalex.org/W2038457565","https://openalex.org/W2044257423","https://openalex.org/W3037754236","https://openalex.org/W4220931755","https://openalex.org/W4286571718"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,55,62,79,90],"receiver":[6,30,74,99],"design":[7],"that":[8,72],"achieves":[9,100],"high":[10,19],"data":[11,77],"rates":[12],"while":[13],"maintaining":[14],"low":[15,63],"power":[16,88],"consumption":[17],"for":[18,46,110],"bandwidth":[20],"memory":[21],"(HBM)":[22],"applications,":[23],"using":[24],"28-nm":[25],"CMOS":[26],"technology.":[27],"The":[28],"proposed":[29,98],"scheme":[31],"incorporates":[32],"an":[33,37,101],"analog":[34],"front-end":[35],"with":[36],"active":[38],"inductor":[39],"and":[40],"wide-range":[41],"peaking":[42],"control,":[43],"effectively":[44],"compensating":[45],"the":[47,73,97],"significant":[48],"losses":[49],"from":[50],"heavy":[51],"capacitive":[52],"loading":[53],"in":[54,89],"multi-stack":[56],"through-silicon-via":[57],"(TSV)":[58],"I/O":[59],"channel":[60],"at":[61,78],"supply":[64],"voltage":[65],"of":[66,81,87,104],"0.7":[67],"V.":[68],"Simulation":[69],"results":[70],"indicate":[71],"can":[75],"process":[76],"rate":[80],"11":[82],"Gb/s,":[83],"consuming":[84],"1.15":[85],"mW":[86],"1":[91],"pF,":[92],"12-stacked":[93],"HBM":[94,112],"configuration.":[95],"Additionally,":[96],"energy":[102],"efficiency":[103],"0.104":[105],"pJ/b/pF,":[106],"demonstrating":[107],"its":[108],"potential":[109],"enhancing":[111],"system":[113],"performance.":[114]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}