{"id":"https://openalex.org/W4404848187","doi":"https://doi.org/10.1109/isocc62682.2024.10762163","title":"A Multi-Level Power Gating Logic Controlled Driver for A 10-V Power Transistor Using 180-nm High Voltage BCD Process","display_name":"A Multi-Level Power Gating Logic Controlled Driver for A 10-V Power Transistor Using 180-nm High Voltage BCD Process","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4404848187","doi":"https://doi.org/10.1109/isocc62682.2024.10762163"},"language":"en","primary_location":{"id":"doi:10.1109/isocc62682.2024.10762163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5099841769","display_name":"Soumika Majumder","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Soumika Majumder","raw_affiliation_strings":["National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034165632","display_name":"Lean Karlo S. Tolentino","orcid":"https://orcid.org/0000-0002-8014-8229"},"institutions":[{"id":"https://openalex.org/I4210096824","display_name":"Technological University of the Philippines","ror":"https://ror.org/00v4vjb95","country_code":"PH","type":"education","lineage":["https://openalex.org/I4210096824"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Lean Karlo Santos Tolentino","raw_affiliation_strings":["Technological University of the Philippines,COE &#x0026; CAIN, IRTC,ECE Department,Manila,Philippines"],"affiliations":[{"raw_affiliation_string":"Technological University of the Philippines,COE &#x0026; CAIN, IRTC,ECE Department,Manila,Philippines","institution_ids":["https://openalex.org/I4210096824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058562624","display_name":"Oliver Lexter July A. Jose","orcid":"https://orcid.org/0000-0003-4565-9506"},"institutions":[{"id":"https://openalex.org/I3516337","display_name":"Batangas State University","ror":"https://ror.org/019en2y21","country_code":"PH","type":"education","lineage":["https://openalex.org/I3516337"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Oliver Lexter July Alvarez Jose","raw_affiliation_strings":["Batangas State University,Department of Electronics Engineering,Batangas City,Philippines"],"affiliations":[{"raw_affiliation_string":"Batangas State University,Department of Electronics Engineering,Batangas City,Philippines","institution_ids":["https://openalex.org/I3516337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023181597","display_name":"Venkata Naveen Kolakaluri","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Venkata Naveen Kolakaluri","raw_affiliation_strings":["National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050914206","display_name":"Mitch M. C. Chou","orcid":"https://orcid.org/0000-0003-0113-7191"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mitch Ming-Chi Chou","raw_affiliation_strings":["National Sun Yat-Sen University,Department of Materials and Optoelectronic Science,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-Sen University,Department of Materials and Optoelectronic Science,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5099841769"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19493338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9634000062942505,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9563999772071838,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9433000087738037,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8294122219085693},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.6902965307235718},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6578187942504883},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6237995028495789},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5745134353637695},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5626529455184937},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5590457916259766},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5539683699607849},{"id":"https://openalex.org/keywords/power-semiconductor-device","display_name":"Power semiconductor device","score":0.46092838048934937},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45648667216300964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4553154408931732},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3977871835231781},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36305809020996094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26676875352859497},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13983723521232605},{"id":"https://openalex.org/keywords/neuroscience","display_name":"Neuroscience","score":0.055938124656677246}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8294122219085693},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.6902965307235718},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6578187942504883},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6237995028495789},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5745134353637695},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5626529455184937},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5590457916259766},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5539683699607849},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.46092838048934937},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45648667216300964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4553154408931732},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3977871835231781},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36305809020996094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26676875352859497},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13983723521232605},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.055938124656677246},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc62682.2024.10762163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc62682.2024.10762163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 21st International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2892555599","https://openalex.org/W3175074562","https://openalex.org/W3211439607","https://openalex.org/W4284878730","https://openalex.org/W4396542799"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W1987649265","https://openalex.org/W2371329481","https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W2580743037","https://openalex.org/W2765435638"],"abstract_inverted_index":{"Driver":[0],"designs":[1],"for":[2],"power":[3,23,32,36,41,51,99,105,108],"transistors":[4],"need":[5],"to":[6,113],"consider":[7],"performance":[8],"and":[9,89,97,117],"efficiency":[10],"simultaneously.":[11],"This":[12],"work":[13],"demonstrated":[14],"an":[15],"active":[16],"gate":[17],"driver":[18],"(AGD)":[19],"that":[20,49],"drives":[21],"the":[22,55],"transistor":[24],"at":[25],"multiple":[26],"voltage":[27],"levels":[28],"using":[29,66,78],"a":[30],"multi-level":[31],"gating":[33,37,106],"logic.":[34],"A":[35],"mechanism":[38],"reduces":[39,107],"AGD":[40,63,73],"consumption.":[42],"AGD\u2019s":[43],"Four-Level":[44],"Balance":[45],"Control":[46],"Circuit":[47],"ensures":[48],"all":[50],"MOS":[52],"devices":[53],"in":[54],"Output":[56],"Stage\u2019s":[57],"buffer":[58],"arrays":[59],"are":[60],"used.":[61],"The":[62,95],"was":[64,76],"implemented":[65],"TSMC":[67],"180-nm":[68],"High-Voltage":[69],"BCD":[70],"(Bipolar-CMOS-DMOS)":[71],"technology.":[72],"design":[74],"capability":[75],"proven":[77],"all-PVT-corner":[79],"post-layout":[80],"simulations":[81],"with":[82,116],"C<inf":[83],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[84],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">load</inf>":[85],"=":[86,92],"2":[87],"nF":[88],"PWM":[90],"frequency":[91],"500":[93],"kHz.":[94],"static":[96],"dynamic":[98],"dissipation":[100],"averages":[101],"167":[102],"mW.":[103],"Finally,":[104],"by":[109],"122":[110],"mW,":[111],"according":[112],"two":[114],"cycles":[115],"without":[118],"it.":[119]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}