{"id":"https://openalex.org/W4319431974","doi":"https://doi.org/10.1109/isocc56007.2022.10031547","title":"A 5GHz All-Digital PLL with shunt regulating Ring DCO in BOST for DDR5 ATE","display_name":"A 5GHz All-Digital PLL with shunt regulating Ring DCO in BOST for DDR5 ATE","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4319431974","doi":"https://doi.org/10.1109/isocc56007.2022.10031547"},"language":"en","primary_location":{"id":"doi:10.1109/isocc56007.2022.10031547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc56007.2022.10031547","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021926110","display_name":"Kyungmin Baek","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungmin Baek","raw_affiliation_strings":["Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028191167","display_name":"Kahyun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kahyun Kim","raw_affiliation_strings":["Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University,Dept. of Electrical and Computer Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.9568,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73835406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9329748153686523},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8509460687637329},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6880110502243042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.656412661075592},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.643977165222168},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.618282675743103},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6073673367500305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4953829050064087},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4519958794116974},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4046335816383362},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.37218451499938965},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.2775098979473114},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26196470856666565}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9329748153686523},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8509460687637329},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6880110502243042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.656412661075592},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.643977165222168},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.618282675743103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6073673367500305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4953829050064087},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4519958794116974},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4046335816383362},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.37218451499938965},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.2775098979473114},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26196470856666565}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc56007.2022.10031547","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc56007.2022.10031547","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1965272013","https://openalex.org/W2157407867","https://openalex.org/W2288499521","https://openalex.org/W2567368644"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2745127909","https://openalex.org/W2537099411","https://openalex.org/W2357026499","https://openalex.org/W2802491393","https://openalex.org/W2110660443","https://openalex.org/W3104408177","https://openalex.org/W2181888668","https://openalex.org/W4321063323","https://openalex.org/W150743853"],"abstract_inverted_index":{"This":[0,68],"paper":[1],"presents":[2],"a":[3],"5GHz":[4],"All-digital":[5],"phase":[6],"locked":[7],"loop":[8],"(ADPLL)":[9],"using":[10],"Digitally-controlled":[11,35],"oscillator":[12,104],"with":[13],"NMOS":[14,20,66,82],"shunt":[15],"regulator.":[16],"The":[17,89],"key":[18],"feature,":[19],"array":[21,83],"embedded":[22],"parallel":[23],"to":[24,80,107],"the":[25,30,45,53,61],"core":[26,103],"ring":[27],"oscillator,":[28],"tracks":[29],"net":[31],"resistor":[32,36],"value":[33],"of":[34,48,92],"(DCR).":[37],"A":[38],"buffer":[39],"based":[40],"on":[41],"Emitter":[42],"follower":[43],"lowers":[44],"DC":[46],"voltage":[47],"supply":[49,57,109],"power":[50,105],"and":[51,76],"keep":[52],"AC":[54],"voltage,":[55],"Power":[56],"noise":[58],"(PSN),":[59],"minimizing":[60],"static":[62],"current":[63],"flowing":[64],"through":[65],"array.":[67],"circuit":[69,94],"is":[70,84],"implemented":[71],"in":[72,86,102],"40-nm":[73],"CMOS":[74],"technology,":[75],"no":[77],"additional":[78],"area":[79],"embed":[81],"needed":[85],"existing":[87],"ADPLL.":[88],"simulation":[90],"result":[91],"proposed":[93],"shows":[95],"that":[96],"PSN":[97],"has":[98],"attenuated":[99],"by":[100],"75.7%":[101],"compared":[106],"DCO":[108],"power.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}