{"id":"https://openalex.org/W4319430347","doi":"https://doi.org/10.1109/isocc56007.2022.10031545","title":"Hardware-Efficient Barrel Shifter Design Using Customized Dynamic Logic Based MUX","display_name":"Hardware-Efficient Barrel Shifter Design Using Customized Dynamic Logic Based MUX","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4319430347","doi":"https://doi.org/10.1109/isocc56007.2022.10031545"},"language":"en","primary_location":{"id":"doi:10.1109/isocc56007.2022.10031545","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031545","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052590733","display_name":"Dain Chon","orcid":"https://orcid.org/0009-0008-0011-2172"},"institutions":[{"id":"https://openalex.org/I31766871","display_name":"Sookmyung Women's University","ror":"https://ror.org/00vvvt117","country_code":"KR","type":"education","lineage":["https://openalex.org/I31766871"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dain Chon","raw_affiliation_strings":["School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I31766871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052745279","display_name":"Yoojeong Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I31766871","display_name":"Sookmyung Women's University","ror":"https://ror.org/00vvvt117","country_code":"KR","type":"education","lineage":["https://openalex.org/I31766871"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoojeong Yang","raw_affiliation_strings":["School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I31766871"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101931610","display_name":"Hayoung Choi","orcid":"https://orcid.org/0000-0002-2348-0030"},"institutions":[{"id":"https://openalex.org/I31766871","display_name":"Sookmyung Women's University","ror":"https://ror.org/00vvvt117","country_code":"KR","type":"education","lineage":["https://openalex.org/I31766871"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Choi","raw_affiliation_strings":["School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I31766871"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101868841","display_name":"Woong Choi","orcid":"https://orcid.org/0000-0002-4631-7412"},"institutions":[{"id":"https://openalex.org/I31766871","display_name":"Sookmyung Women's University","ror":"https://ror.org/00vvvt117","country_code":"KR","type":"education","lineage":["https://openalex.org/I31766871"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woong Choi","raw_affiliation_strings":["School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Sookmyung Women's University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I31766871"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31766871"],"apc_list":null,"apc_paid":null,"fwci":0.3374,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58617225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"59","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/barrel","display_name":"Barrel (horology)","score":0.7448566555976868},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7313792705535889},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6267938613891602},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6159161329269409},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.5712119340896606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5527163147926331},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5475186705589294},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5425927639007568},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5164716243743896},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5072912573814392},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4660528600215912},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4627881348133087},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4541652798652649},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4313380718231201},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37042197585105896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30965107679367065},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.20032259821891785},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15573722124099731}],"concepts":[{"id":"https://openalex.org/C172227984","wikidata":"https://www.wikidata.org/wiki/Q1400397","display_name":"Barrel (horology)","level":2,"score":0.7448566555976868},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7313792705535889},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6267938613891602},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6159161329269409},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.5712119340896606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5527163147926331},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5475186705589294},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5425927639007568},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5164716243743896},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5072912573814392},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4660528600215912},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4627881348133087},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4541652798652649},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4313380718231201},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37042197585105896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30965107679367065},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.20032259821891785},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15573722124099731},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc56007.2022.10031545","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031545","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4750108081","display_name":null,"funder_award_id":"NRF-2020RlFl-Al067245","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1998134613","https://openalex.org/W2058275835","https://openalex.org/W2786014220"],"related_works":["https://openalex.org/W2118487491","https://openalex.org/W4388759188","https://openalex.org/W925518573","https://openalex.org/W2155174752","https://openalex.org/W321873635","https://openalex.org/W2158157809","https://openalex.org/W1601832081","https://openalex.org/W2890889888","https://openalex.org/W2136656113","https://openalex.org/W2127151832"],"abstract_inverted_index":{"Bidirectional":[0],"barrel":[1,54,67],"shifters":[2],"are":[3,84],"used":[4],"in":[5,77],"a":[6,14,22,51],"variety":[7],"of":[8,29,35],"algorithms":[9],"because":[10],"they":[11],"can":[12],"rotate":[13],"bit":[15],"as":[16,19,26],"many":[17],"times":[18],"desired":[20],"within":[21],"single":[23],"cycle.":[24],"However,":[25],"the":[27,33,41,94],"number":[28,34],"input":[30],"bits":[31],"increases,":[32],"stages":[36],"required":[37],"increases":[38,44],"and,":[39],"accordingly,":[40],"hardware":[42,62],"cost":[43],"exponentially.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"propose":[50],"dynamic":[52],"logic-based":[53],"shifter":[55,68],"with":[56,72],"customized":[57],"domino":[58,96],"logic":[59,97],"for":[60],"efficient":[61],"design.":[63],"The":[64],"proposed":[65],"bidirectional":[66],"has":[69],"been":[70],"implemented":[71],"28nm":[73],"CMOS":[74],"technology,":[75],"and":[76,82,89],"32-bit":[78],"configuration,":[79],"power,":[80],"performance,":[81],"area":[83],"improved":[85],"by":[86],"36%,":[87],"19%,":[88],"37%,":[90],"respectively,":[91],"compared":[92],"to":[93],"conventional":[95],"based":[98],"approach.":[99]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}