{"id":"https://openalex.org/W4319431299","doi":"https://doi.org/10.1109/isocc56007.2022.10031375","title":"A Novel Processing Unit and Architecture for Process-In Memory (PIM) in NAND Flash Memory","display_name":"A Novel Processing Unit and Architecture for Process-In Memory (PIM) in NAND Flash Memory","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4319431299","doi":"https://doi.org/10.1109/isocc56007.2022.10031375"},"language":"en","primary_location":{"id":"doi:10.1109/isocc56007.2022.10031375","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100330215","display_name":"Hyun-Woo Kim","orcid":"https://orcid.org/0000-0003-1475-4498"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HyunWoo Kim","raw_affiliation_strings":["School of Electronic and Electrical Engineering Kyungpook National University Daegu,South,Korea","School of Electronic and Electrical Engineering Kyungpook National University Daegu, South, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronic and Electrical Engineering Kyungpook National University Daegu,South,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronic and Electrical Engineering Kyungpook National University Daegu, South, Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030514644","display_name":"Seungwon Baek","orcid":"https://orcid.org/0000-0003-0379-5454"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwon Baek","raw_affiliation_strings":["Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu,South,Korea","Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu, South, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu,South,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu, South, Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037426325","display_name":"Jaehong Song","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehong Song","raw_affiliation_strings":["Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu,South,Korea","Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu, South, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu,South,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"Junhyeon Kim, Minyoung Jung, Hyodong Kim, Seongju Kim School of Electronics Engineering Kyungpook National University Daegu, South, Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["School of Electronics Engineering School of Electronic and Electrical Engineering Kyungpook National University Daegu,South,Korea","School of Electronics Engineering School of Electronic and Electrical Engineering Kyungpook National University Daegu, South, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering School of Electronic and Electrical Engineering Kyungpook National University Daegu,South,Korea","institution_ids":["https://openalex.org/I31419693"]},{"raw_affiliation_string":"School of Electronics Engineering School of Electronic and Electrical Engineering Kyungpook National University Daegu, South, Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8567,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70456432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7639729976654053},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6972601413726807},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6498915553092957},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6207446455955505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5196431875228882},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.49034881591796875},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.48394444584846497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4724348485469818},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4722009599208832},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4625963270664215},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4563184380531311},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4524579644203186},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.41933929920196533},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4191315174102783},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3762499690055847},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.33605247735977173},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2567380666732788},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10485658049583435}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7639729976654053},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6972601413726807},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6498915553092957},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6207446455955505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5196431875228882},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.49034881591796875},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.48394444584846497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4724348485469818},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4722009599208832},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4625963270664215},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4563184380531311},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4524579644203186},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.41933929920196533},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4191315174102783},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3762499690055847},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.33605247735977173},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2567380666732788},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10485658049583435},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc56007.2022.10031375","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3147133656","display_name":null,"funder_award_id":"2020M3H2A1078045","funder_id":"https://openalex.org/F4320309788","funder_display_name":"Neurosciences Research Foundation"}],"funders":[{"id":"https://openalex.org/F4320309788","display_name":"Neurosciences Research Foundation","ror":"https://ror.org/05exfab56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2540024939","https://openalex.org/W2792589388","https://openalex.org/W2963037989","https://openalex.org/W3006432798","https://openalex.org/W3161604716"],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W3093911585","https://openalex.org/W4293159259","https://openalex.org/W2188534734","https://openalex.org/W2561005478","https://openalex.org/W2546565930","https://openalex.org/W2136268150","https://openalex.org/W1837030695","https://openalex.org/W1971689948","https://openalex.org/W4211016066"],"abstract_inverted_index":{"Process-in":[0],"Memory":[1],"(PIM)":[2],"is":[3],"a":[4,69],"scheme":[5,71,82],"to":[6,99,104],"enhance":[7],"the":[8,17,24,47,53,62,78,85,89,94,110],"processing":[9,57],"speed":[10],"in":[11],"artificial":[12],"intelligence":[13],"(AI)":[14],"by":[15,96,112],"reducing":[16],"data":[18,54,86],"bottle":[19],"neck":[20],"that":[21,76],"occurs":[22],"between":[23,36],"processor":[25],"and":[26,38,92],"memory.":[27],"Typical":[28],"PIM":[29,43,70,101],"schemes":[30],"focus":[31],"on":[32],"developing":[33],"optimal":[34,48],"paths":[35],"CPU":[37],"SRAM/DRAM.":[39,65],"However,":[40],"SRAM/DRAM":[41],"based":[42],"may":[44],"not":[45],"be":[46,60],"solution":[49],"for":[50,56,72],"cases":[51],"where":[52],"size":[55],"can":[58],"easily":[59],"beyond":[61],"capacity":[63],"of":[64],"Thus,":[66],"we":[67,108],"propose":[68],"NAND":[73,105],"flash":[74,106],"memory":[75,90],"shares":[77],"cache":[79],"register.":[80],"Our":[81],"significantly":[83],"reduces":[84,93],"transfer":[87],"inside":[88],"hierarchy":[91],"runtime":[95,111],"\u221241.6%":[97],"compared":[98],"DRAM":[100],"scheme.":[102],"Compared":[103],"scheme,":[107],"reduce":[109],"\u221234.6%":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}