{"id":"https://openalex.org/W4319430503","doi":"https://doi.org/10.1109/isocc56007.2022.10031357","title":"Correlation Aware Random Pattern Generation for Test Time and Shift Power Reduction of Logic BIST","display_name":"Correlation Aware Random Pattern Generation for Test Time and Shift Power Reduction of Logic BIST","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4319430503","doi":"https://doi.org/10.1109/isocc56007.2022.10031357"},"language":"en","primary_location":{"id":"doi:10.1109/isocc56007.2022.10031357","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031357","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106620184","display_name":"Jong-Ho Park","orcid":"https://orcid.org/0009-0003-8662-6839"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongho Park","raw_affiliation_strings":["Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100712406","display_name":"Sangjun Lee","orcid":"https://orcid.org/0000-0002-8687-8329"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangjun Lee","raw_affiliation_strings":["Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101870368","display_name":"Inhwan Lee","orcid":"https://orcid.org/0000-0002-1259-7268"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Inhwan Lee","raw_affiliation_strings":["Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023986406","display_name":"Park Sungwhan","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungwhan Park","raw_affiliation_strings":["Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yonsei University,Dept. of Electrical and Electronic Engineering,Seoul,Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7520862221717834},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.716264545917511},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6819710731506348},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6166766285896301},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5783898234367371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5390962362289429},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5390322804450989},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4901176393032074},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4771827459335327},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4689556956291199},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4643424451351166},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4593755006790161},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.45799145102500916},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41568389534950256},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4036251902580261},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39659228920936584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3918992578983307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3461132049560547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33850324153900146},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33675694465637207},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20636498928070068},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11963936686515808}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7520862221717834},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.716264545917511},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6819710731506348},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6166766285896301},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5783898234367371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5390962362289429},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5390322804450989},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4901176393032074},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4771827459335327},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4689556956291199},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4643424451351166},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4593755006790161},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.45799145102500916},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41568389534950256},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4036251902580261},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39659228920936584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3918992578983307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3461132049560547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33850324153900146},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33675694465637207},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20636498928070068},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11963936686515808},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc56007.2022.10031357","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031357","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2153662495","https://openalex.org/W2160621850","https://openalex.org/W2523211787","https://openalex.org/W2531500138","https://openalex.org/W3193768117"],"related_works":["https://openalex.org/W2444437806","https://openalex.org/W1852211506","https://openalex.org/W2141396628","https://openalex.org/W3088373974","https://openalex.org/W2128985994","https://openalex.org/W2100620961","https://openalex.org/W4319430503","https://openalex.org/W2132796854","https://openalex.org/W1485027372","https://openalex.org/W2132685919"],"abstract_inverted_index":{"Logic":[0],"built-in":[1],"self-tests":[2],"(BISTs)":[3],"are":[4],"widely":[5],"used":[6],"in":[7,42,54],"the":[8,20,62,84,98,105,117,122,126,130],"latest":[9],"industrial":[10],"circuits,":[11],"such":[12,30],"as":[13,31],"automatic":[14],"ICs.":[15],"Though":[16],"logic":[17,87,107],"BIST":[18],"has":[19,28],"advantage":[21],"of":[22,86,100],"a":[23,32,37,50,55],"low-cost":[24],"in-field":[25],"testing,":[26],"it":[27,45],"problems":[29],"low":[33,78],"fault":[34,52],"coverage":[35,53],"and":[36,77,89,121],"high":[38,51],"power":[39,79,123],"consumption.":[40],"Especially":[41],"automotive":[43],"ICs,":[44],"is":[46,59,71],"crucial":[47],"to":[48,111],"achieve":[49],"limited":[56],"time":[57,64,119],"that":[58,103],"associated":[60],"with":[61],"test":[63,75,118],"reduction.":[65],"A":[66],"new":[67],"pattern":[68],"generation":[69],"method":[70],"proposed":[72,131],"for":[73,91],"shorter":[74],"times":[76],"tests.":[80],"Not":[81],"only":[82],"considering":[83,97],"weight":[85],"1":[88,108],"0":[90,110],"each":[92],"scan":[93,101],"cell,":[94],"but":[95],"also":[96],"correlation":[99],"cells":[102],"have":[104],"same":[106],"or":[109],"detect":[112],"faults.":[113],"Experimental":[114],"results":[115],"show":[116],"reduction":[120,124],"during":[125],"shift":[127],"cycle":[128],"by":[129],"method.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-21T08:15:58.654021","created_date":"2025-10-10T00:00:00"}