{"id":"https://openalex.org/W4319430971","doi":"https://doi.org/10.1109/isocc56007.2022.10031340","title":"A Layout Generator of Latch, Flip-Flop, and Shift Register for High-Speed Links","display_name":"A Layout Generator of Latch, Flip-Flop, and Shift Register for High-Speed Links","publication_year":2022,"publication_date":"2022-10-19","ids":{"openalex":"https://openalex.org/W4319430971","doi":"https://doi.org/10.1109/isocc56007.2022.10031340"},"language":"en","primary_location":{"id":"doi:10.1109/isocc56007.2022.10031340","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031340","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070568091","display_name":"Junung Choi","orcid":"https://orcid.org/0009-0005-1663-0140"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Junung Choi","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074351945","display_name":"Jae-Ik Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeik Cho","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101673274","display_name":"Won Joon Choi","orcid":"https://orcid.org/0009-0008-9769-9263"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won Joon Choi","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000654541","display_name":"Myungguk Lee","orcid":"https://orcid.org/0000-0002-5654-431X"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Myungguk Lee","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052722005","display_name":"Byungsub Kim","orcid":"https://orcid.org/0000-0003-1528-6235"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsub Kim","raw_affiliation_strings":["Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pohang University of Science and Technology (POSTECH),Department of Electrical Engineering,Pohang,Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8435007333755493},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.8412097692489624},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.7383992671966553},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6686026453971863},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6581701040267944},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5799360275268555},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.5510700941085815},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5020003318786621},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.48090553283691406},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4647831916809082},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4625953733921051},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.4245692491531372},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3341687321662903},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22853410243988037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20927342772483826},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.19932660460472107},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18164411187171936},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.13939061760902405},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13666081428527832}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8435007333755493},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.8412097692489624},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.7383992671966553},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6686026453971863},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6581701040267944},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5799360275268555},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.5510700941085815},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5020003318786621},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.48090553283691406},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4647831916809082},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4625953733921051},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.4245692491531372},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3341687321662903},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22853410243988037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20927342772483826},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.19932660460472107},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18164411187171936},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.13939061760902405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13666081428527832},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc56007.2022.10031340","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isocc56007.2022.10031340","pdf_url":null,"source":{"id":"https://openalex.org/S4363608048","display_name":"2022 19th International SoC Design Conference (ISOCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 19th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2137807823","https://openalex.org/W3092422274"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2595178692","https://openalex.org/W1873584906","https://openalex.org/W583900352","https://openalex.org/W2248366743","https://openalex.org/W2376028644","https://openalex.org/W1964352816","https://openalex.org/W2347826081","https://openalex.org/W2043447162"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,9,12],"layout":[4,22,47,56,67,76,82,91],"generator":[5,48,57],"of":[6,27,74],"latch,":[8,29],"flip-flop,":[10,31],"and":[11,21,32],"shift":[13,34],"register":[14,35],"for":[15,62],"high-speed":[16],"links.":[17],"Design":[18],"rule":[19],"checking":[20],"versus":[23],"schematic":[24],"clean":[25],"layouts":[26],"the":[28,30,33,45,60,64,80,84,89,93],"with":[36],"various":[37],"design":[38],"parameters":[39],"can":[40],"be":[41],"quickly":[42],"generated":[43,81],"by":[44],"proposed":[46],"in":[49,92],"28":[50],"nm/65":[51],"nm":[52],"CMOS":[53],"technology.":[54],"The":[55,66],"significantly":[58],"saves":[59],"time":[61,69],"resizing":[63],"layouts.":[65],"generation":[68],"was":[70],"only":[71],"1.18":[72],"%":[73],"manual":[75,90],"development":[77],"time,":[78],"but":[79],"has":[83],"almost":[85],"same":[86],"performance":[87],"as":[88],"post-layout":[94],"simulation.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}