{"id":"https://openalex.org/W3216200411","doi":"https://doi.org/10.1109/isocc53507.2021.9614030","title":"Giga-sample Data Acquisition Method for High-speed DDR5 SDRAM","display_name":"Giga-sample Data Acquisition Method for High-speed DDR5 SDRAM","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3216200411","doi":"https://doi.org/10.1109/isocc53507.2021.9614030","mag":"3216200411"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9614030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9614030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003461640","display_name":"Seunggyu Lee","orcid":"https://orcid.org/0000-0003-3141-6968"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seunggyu Lee","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017591432","display_name":"Jongho Yoon","orcid":"https://orcid.org/0000-0002-9295-4850"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongho Yoon","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016696630","display_name":"Jakang Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jakang Lee","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057345667","display_name":"Seokhyeong Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7394590377807617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.732434868812561},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6558194160461426},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.6524235010147095},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5359256267547607},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5123451948165894},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4263615012168884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3422601819038391},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3352203369140625},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15663176774978638},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09369927644729614}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7394590377807617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.732434868812561},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6558194160461426},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.6524235010147095},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5359256267547607},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5123451948165894},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4263615012168884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3422601819038391},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3352203369140625},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15663176774978638},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09369927644729614},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isocc53507.2021.9614030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9614030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/109680","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/109680","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2759546096","https://openalex.org/W3129071709"],"related_works":["https://openalex.org/W2127001124","https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W2944414554","https://openalex.org/W2559795407","https://openalex.org/W2000563648","https://openalex.org/W3009022466","https://openalex.org/W2533585248","https://openalex.org/W2127643145"],"abstract_inverted_index":{"We":[0,43],"propose":[1,73],"a":[2,28,45,53,82],"data":[3,23,35,76],"acquisition":[4,24,77],"system":[5,78],"that":[6,26,80],"enables":[7],"over-sampling":[8],"of":[9,20],"signals":[10],"with":[11,52],"an":[12,74],"external":[13],"high-speed":[14],"clock,":[15,31],"to":[16,34],"overcome":[17],"the":[18,21],"unreliability":[19],"existing":[22],"method":[25,48],"uses":[27,81],"DRAM":[29],"memory":[30,41],"when":[32],"applied":[33],"rate":[36,63],"fifth-generation":[37],"synchronous":[38],"dynamic":[39],"random-access":[40],"[1].":[42],"present":[44],"simple":[46],"noise-modeling":[47],"and":[49],"signal-recovery":[50],"algorithm":[51,58],"noise":[54],"range":[55],"where":[56],"our":[57],"behaves":[59],"reliably":[60],"at":[61],"error":[62],"<":[64],"10":[65],"<sup":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u22126</sup>":[68],".":[69],"In":[70],"addition,":[71],"we":[72],"entire":[75],"architecture":[79],"Xilinx":[83],"FPGA":[84],"VCU118":[85],"board.":[86]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}