{"id":"https://openalex.org/W3215952651","doi":"https://doi.org/10.1109/isocc53507.2021.9613958","title":"Early HW/SW Co-Verification Using Virtual Platforms","display_name":"Early HW/SW Co-Verification Using Virtual Platforms","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3215952651","doi":"https://doi.org/10.1109/isocc53507.2021.9613958","mag":"3215952651"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9613958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109273722","display_name":"Jungyun Choi","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jungyun Choi","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078060582","display_name":"Byunghoon Lee","orcid":"https://orcid.org/0000-0002-8686-1535"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Byunghoon Lee","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681612","display_name":"Sang\u2010Ho Park","orcid":"https://orcid.org/0000-0002-0228-2713"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sangho Park","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5062687856","display_name":"Jae-Woo Im","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jaewoo Im","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5109273722"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6908,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68270748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9664999842643738,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8198288679122925},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8093307018280029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7755900621414185},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7573626041412354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6895231008529663},{"id":"https://openalex.org/keywords/co-simulation","display_name":"Co-simulation","score":0.5005831718444824},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.4955977201461792},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4780326783657074},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.47340402007102966},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47191861271858215},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19710981845855713},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.13860952854156494}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8198288679122925},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8093307018280029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7755900621414185},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7573626041412354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6895231008529663},{"id":"https://openalex.org/C2780974030","wikidata":"https://www.wikidata.org/wiki/Q16951926","display_name":"Co-simulation","level":2,"score":0.5005831718444824},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.4955977201461792},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4780326783657074},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.47340402007102966},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47191861271858215},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19710981845855713},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.13860952854156494},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc53507.2021.9613958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2117006807","https://openalex.org/W2945360827","https://openalex.org/W3127258852","https://openalex.org/W6677291555"],"related_works":["https://openalex.org/W3015414207","https://openalex.org/W2007493856","https://openalex.org/W1614428294","https://openalex.org/W2801292404","https://openalex.org/W2347727382","https://openalex.org/W2545352254","https://openalex.org/W4361836744","https://openalex.org/W4244857419","https://openalex.org/W2536916055","https://openalex.org/W2014924715"],"abstract_inverted_index":{"Early":[0],"HW/SW":[1,55],"co-verification":[2,56],"is":[3,19,59],"important":[4],"to":[5,46,84],"minimize":[6],"the":[7,42,63,86],"product":[8],"time-to-market.":[9],"In":[10,61],"this":[11],"paper,":[12],"a":[13,67,70,74],"new":[14,75],"VP":[15,48,78],"(virtual":[16],"platform)":[17],"technique":[18],"introduced":[20],"where":[21,77],"two":[22],"heterogeneous":[23],"simulators,":[24],"i.e.,":[25],"SystemC":[26],"and":[27,53,79],"RTL,":[28],"communicate":[29],"with":[30],"each":[31],"other":[32],"through":[33],"IPC":[34],"(Inter":[35],"Process":[36],"Communication).":[37],"Experimental":[38],"results":[39],"show":[40],"how":[41],"proposed":[43,64],"approach":[44],"contributes":[45],"shorten":[47],"debugging":[49],"TAT":[50],"(turn-around":[51],"time)":[52],"shift-left":[54],"before":[57],"FPGA":[58],"available.":[60],"addition,":[62],"method":[65],"shows":[66],"reduction":[68],"in":[69],"setup":[71],"time":[72],"for":[73],"platform":[76],"HW":[80],"emulator":[81],"are":[82],"combined":[83],"accelerate":[85],"simulation":[87],"speed.":[88]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}