{"id":"https://openalex.org/W3216073192","doi":"https://doi.org/10.1109/isocc53507.2021.9613911","title":"Ternary Sense Amplifier Design for Ternary SRAM","display_name":"Ternary Sense Amplifier Design for Ternary SRAM","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3216073192","doi":"https://doi.org/10.1109/isocc53507.2021.9613911","mag":"3216073192"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9613911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114032941","display_name":"Minjeong Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Minjeong Choi","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088408990","display_name":"Youngchang Choi","orcid":"https://orcid.org/0000-0003-4856-182X"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngchang Choi","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004260617","display_name":"Sunmean Kim","orcid":"https://orcid.org/0000-0001-8240-5658"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunmean Kim","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044543389","display_name":"Seokhyeong Kang","orcid":"https://orcid.org/0000-0003-3015-1806"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seokhyeong Kang","raw_affiliation_strings":["Dep. of Electrical Engineering, POSTECH, Pohang, Korea"],"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, POSTECH, Pohang, Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114032941"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14515551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"151","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.869825005531311},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6987176537513733},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6454610824584961},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5689168572425842},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5467660427093506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5238297581672668},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4674806296825409},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4571724534034729},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.43266117572784424},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4148467779159546},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39103299379348755},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38864025473594666},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3706499934196472},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25477832555770874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2516491413116455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21354499459266663},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19214484095573425},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11468392610549927},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07409381866455078},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.0648128092288971}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.869825005531311},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6987176537513733},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6454610824584961},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5689168572425842},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5467660427093506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5238297581672668},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4674806296825409},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4571724534034729},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.43266117572784424},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4148467779159546},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39103299379348755},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38864025473594666},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3706499934196472},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25477832555770874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2516491413116455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21354499459266663},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19214484095573425},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11468392610549927},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07409381866455078},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0648128092288971},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isocc53507.2021.9613911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/109683","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/109683","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2025422414","https://openalex.org/W2046515116","https://openalex.org/W2783067105","https://openalex.org/W3134189445","https://openalex.org/W3158541408","https://openalex.org/W4254387376"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2029990318","https://openalex.org/W2601845499","https://openalex.org/W2127348582","https://openalex.org/W2117344730","https://openalex.org/W4231592364","https://openalex.org/W2373152541","https://openalex.org/W1989206638","https://openalex.org/W2174410816"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"the":[3,54,60],"design":[4],"of":[5,62],"a":[6,29,38,63,70],"Ternary":[7],"Sense":[8],"Amplifier":[9],"(T-SA)":[10],"using":[11],"Samsung-28nm":[12],"fabrication":[13],"process":[14],"that":[15],"can":[16],"sense":[17],"three":[18],"states,":[19],"which":[20],"are":[21],"VDD,":[22],"VDD/2,":[23],"and":[24,34,47],"GND.":[25],"The":[26,41,56],"T-SA":[27,57],"has":[28],"ternary":[30,67],"inverter":[31],"back-to-back":[32],"structure,":[33],"is":[35],"configured":[36],"as":[37],"latch":[39],"type.":[40],"trade-off":[42],"relationship":[43],"between":[44],"sensing":[45,48],"margin":[46],"speed":[49],"was":[50],"analyzed":[51],"according":[52],"to":[53],"size.":[55],"may":[58],"enable":[59],"realization":[61],"memory":[64],"array":[65],"with":[66],"logic":[68],"in":[69],"Multi-Valued":[71],"Logic":[72],"system.":[73]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}