{"id":"https://openalex.org/W3216395665","doi":"https://doi.org/10.1109/isocc53507.2021.9613886","title":"High Performance and Area Efficient Ferroelectric FET based Reconfigurable Logic Circuit","display_name":"High Performance and Area Efficient Ferroelectric FET based Reconfigurable Logic Circuit","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3216395665","doi":"https://doi.org/10.1109/isocc53507.2021.9613886","mag":"3216395665"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9613886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047969005","display_name":"Dong Han Ko","orcid":"https://orcid.org/0000-0002-9028-4603"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dong Han Ko","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002578797","display_name":"Sehee Lim","orcid":"https://orcid.org/0000-0003-4772-2695"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sehee Lim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109503144","display_name":"Young Kyu Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young Kyu Lee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037010076","display_name":"Seong\u2010Ook Jung","orcid":"https://orcid.org/0000-0003-0757-2581"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1459679,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"321","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6620916128158569},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.611674427986145},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5667057037353516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.562099277973175},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5485835075378418},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.519943118095398},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4934362471103668},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44560280442237854},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43468159437179565},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4260937571525574},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.41525334119796753},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4103752374649048},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26887524127960205},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24294087290763855},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20008152723312378},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1588011085987091},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08012610673904419}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6620916128158569},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.611674427986145},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5667057037353516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.562099277973175},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5485835075378418},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.519943118095398},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4934362471103668},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44560280442237854},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43468159437179565},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4260937571525574},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.41525334119796753},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4103752374649048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26887524127960205},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24294087290763855},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20008152723312378},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1588011085987091},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08012610673904419}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc53507.2021.9613886","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613886","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2072610908","https://openalex.org/W2292548336","https://openalex.org/W2576692952","https://openalex.org/W2592435438","https://openalex.org/W2593313312","https://openalex.org/W2967022770","https://openalex.org/W3017223971","https://openalex.org/W6696785933"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2108396794","https://openalex.org/W1593138522","https://openalex.org/W24944685","https://openalex.org/W2167525841","https://openalex.org/W2526300902","https://openalex.org/W2152533674","https://openalex.org/W2021357106","https://openalex.org/W2155174752","https://openalex.org/W2291831650"],"abstract_inverted_index":{"The":[0,26],"emerging":[1],"nonvolatile":[2],"memory":[3,20],"(NVM)-based":[4],"logic":[5,22,61,67,96],"in-memory":[6],"(LiM)":[7],"structure":[8,40,47],"can":[9,64,78],"reduce":[10],"power":[11],"consumption":[12],"caused":[13],"by":[14],"data":[15],"transfer":[16],"since":[17],"it":[18,77],"integrates":[19],"and":[21,48,88],"units":[23],"very":[24],"closely.":[25],"ferroelectric":[27],"field-effect":[28],"transistor":[29,83],"(FeFET)":[30],"is":[31],"one":[32],"of":[33],"the":[34,57],"promising":[35],"candidates":[36],"for":[37],"NVM-based":[38],"LiM":[39],"owing":[41],"to":[42],"its":[43],"unique":[44],"characteristics:":[45],"three-terminal":[46],"high":[49],"I<inf>ON/OFF</inf>":[50],"ratio.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55],"propose":[56],"FeFET":[58],"based":[59,94],"reconfigurable":[60,95],"circuit":[62],"which":[63],"provide":[65],"AND/OR/XOR":[66],"value":[68],"in":[69],"a":[70,80],"single":[71],"circuit.":[72,97],"Simulation":[73],"results":[74],"show":[75],"that":[76],"achieve":[79],"67%":[81],"lower":[82],"number,":[84],"17%":[85],"faster":[86],"delay,":[87],"54%":[89],"less":[90],"energy":[91],"than":[92],"STT-MTJ":[93]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}