{"id":"https://openalex.org/W3216608670","doi":"https://doi.org/10.1109/isocc53507.2021.9613874","title":"A Fast Locking All Digital Delay Locked Loop with wide operating frequency ranged from 0.5 GHz to 1.8 GHz in 40nm Process","display_name":"A Fast Locking All Digital Delay Locked Loop with wide operating frequency ranged from 0.5 GHz to 1.8 GHz in 40nm Process","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3216608670","doi":"https://doi.org/10.1109/isocc53507.2021.9613874","mag":"3216608670"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9613874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114228395","display_name":"Ko\u2010Chi Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ko-Chi Kuo","raw_affiliation_strings":["Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5114228395"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"113","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7491106986999512},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6810590624809265},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6689003109931946},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6037050485610962},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.462999165058136},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.461107075214386},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.45406574010849},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.44624489545822144},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4413357973098755},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3508235216140747},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2368263602256775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1638650894165039},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1320033073425293},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09417515993118286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09370484948158264}],"concepts":[{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7491106986999512},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6810590624809265},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6689003109931946},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6037050485610962},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.462999165058136},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.461107075214386},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.45406574010849},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.44624489545822144},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4413357973098755},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3508235216140747},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2368263602256775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1638650894165039},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1320033073425293},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09417515993118286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09370484948158264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc53507.2021.9613874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","display_name":"Life in Land","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309618","display_name":"Ministry of Science and Technology","ror":"https://ror.org/02b207r52"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2018092108","https://openalex.org/W2147436327","https://openalex.org/W2963199081","https://openalex.org/W3001188143","https://openalex.org/W3008397091","https://openalex.org/W3159738830"],"related_works":["https://openalex.org/W2354050524","https://openalex.org/W3015599398","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2976219355","https://openalex.org/W4295813049","https://openalex.org/W2899616528","https://openalex.org/W2119216036","https://openalex.org/W2150727772"],"abstract_inverted_index":{"The":[0,31,69,122,149,169],"all-digital":[1],"delay":[2,22,48,71,78,109],"locked":[3,151,174],"loop":[4],"is":[5,34,95,103,128,157],"proposed":[6,155,170],"with":[7,164],"a":[8,16,20,132],"10-bit":[9],"hybrid":[10,38,124],"successive":[11,39,66,125],"approximation":[12,40,67,126],"register":[13,41,127],"control":[14,17,42],"circuit,":[15],"unit,":[18],"and":[19,117,139,179],"digital":[21,47,70],"line":[23,72,79,110],"to":[24,81,97,113,130,135,142,161],"achieve":[25,131],"the":[26,37,46,50,59,65,83,88,106,115,119,136,154],"fast":[27],"locking":[28,51],"of":[29,53,76,87,153,167],"DLL.":[30],"input":[32],"frequency":[33],"processed":[35],"by":[36,64],"circuit.":[43,89],"By":[44],"controlling":[45],"line,":[49],"operation":[52],"DLL":[54,145],"can":[55,140,172],"be":[56,173],"accomplished":[57],"through":[58],"binary":[60],"weighted":[61],"searching":[62],"algorithm":[63],"register.":[68],"uses":[73],"two":[74],"sets":[75],"relative":[77],"methods":[80],"increase":[82],"allowable":[84],"operating":[85],"range":[86,152],"An":[90],"improved":[91,123],"parallel":[92],"NAND":[93],"element":[94],"implemented":[96,129,180],"reduce":[98],"jitters.":[99,121],"A":[100],"thermometer":[101],"code":[102],"adopted":[104],"in":[105,111,175,181],"fine":[107],"tuning":[108],"order":[112],"improve":[114],"linearity":[116],"hence":[118],"reduced":[120],"better":[133],"tolerance":[134],"environmental":[137],"variations":[138],"continue":[141],"tracking":[143],"after":[144],"have":[146],"being":[147],"locked.":[148],"simulated":[150],"design":[156,171],"from":[158],"0.5":[159],"GHz":[160,163],"1.8":[162],"supply":[165],"voltage":[166],"0.9V.":[168],"18":[176],"clock":[177],"cycles":[178],"TSMC":[182],"40nm":[183],"process.":[184]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}