{"id":"https://openalex.org/W3215734051","doi":"https://doi.org/10.1109/isocc53507.2021.9613860","title":"Efficient Partial Sum Architecture and Memory Reduction Method for SC-Flip Polar Decoder","display_name":"Efficient Partial Sum Architecture and Memory Reduction Method for SC-Flip Polar Decoder","publication_year":2021,"publication_date":"2021-10-06","ids":{"openalex":"https://openalex.org/W3215734051","doi":"https://doi.org/10.1109/isocc53507.2021.9613860","mag":"3215734051"},"language":"en","primary_location":{"id":"doi:10.1109/isocc53507.2021.9613860","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073306459","display_name":"Jae Hong Roh","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae Hong Roh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077936760","display_name":"Useok Lee","orcid":"https://orcid.org/0000-0001-8291-8090"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Useok Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071405819","display_name":"Yongje Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongje Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059206438","display_name":"Myung Hoon Sunwoo","orcid":"https://orcid.org/0000-0001-6412-5185"},"institutions":[{"id":"https://openalex.org/I57664883","display_name":"Ajou University","ror":"https://ror.org/03tzb2h73","country_code":"KR","type":"education","lineage":["https://openalex.org/I57664883"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Myung Hoon Sunwoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ajou University, Suwon, Republic of Korea","institution_ids":["https://openalex.org/I57664883"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I57664883"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21014126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348346710205078},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6747390031814575},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6460742950439453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5265023112297058},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5225600600242615},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.4744972884654999},{"id":"https://openalex.org/keywords/generator-matrix","display_name":"Generator matrix","score":0.46525201201438904},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4353545308113098},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.39718398451805115},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37048184871673584},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36686307191848755},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.157514750957489},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.112606942653656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348346710205078},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6747390031814575},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6460742950439453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5265023112297058},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5225600600242615},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.4744972884654999},{"id":"https://openalex.org/C1842014","wikidata":"https://www.wikidata.org/wiki/Q1502046","display_name":"Generator matrix","level":3,"score":0.46525201201438904},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4353545308113098},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.39718398451805115},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37048184871673584},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36686307191848755},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.157514750957489},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.112606942653656},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc53507.2021.9613860","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc53507.2021.9613860","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 18th International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2016162898","https://openalex.org/W2137222039","https://openalex.org/W2150498905","https://openalex.org/W2753878108","https://openalex.org/W2963389341","https://openalex.org/W2977760468","https://openalex.org/W3099354544","https://openalex.org/W3158993685"],"related_works":["https://openalex.org/W2365048703","https://openalex.org/W2348545647","https://openalex.org/W3017203753","https://openalex.org/W2385322349","https://openalex.org/W2357077655","https://openalex.org/W4205451769","https://openalex.org/W3067797230","https://openalex.org/W2370284973","https://openalex.org/W2165241191","https://openalex.org/W4289713215"],"abstract_inverted_index":{"To":[0],"improve":[1],"the":[2,27,52,56,66,70,83,90,99],"error":[3],"correction":[4],"performance":[5],"of":[6,11,55,69,92],"successive":[7],"cancellation":[8],"(SC)":[9],"decoding":[10,16,28],"polar":[12],"codes,":[13],"SC-flip":[14],"(SCF)":[15],"was":[17,80],"proposed.":[18],"However,":[19],"it":[20],"requires":[21],"large":[22],"additional":[23],"memory":[24,40,102],"to":[25,64,96,107],"save":[26],"history":[29,101],"for":[30,47,73],"hardware":[31],"implementation.":[32],"This":[33],"paper":[34],"proposes":[35],"a":[36,44,61],"partial":[37],"sum":[38],"(PS)":[39],"reduction":[41],"method":[42],"and":[43,59,98],"PS":[45,100,109],"architecture":[46],"SCF":[48],"decoders.":[49],"We":[50],"analyze":[51],"fractal":[53],"structure":[54],"generator":[57,71],"matrix":[58,72],"propose":[60],"logic":[62],"circuit":[63],"decide":[65],"corresponding":[67],"row":[68],"an":[74],"arbitrary":[75],"bit-index.":[76],"The":[77],"proposed":[78],"design":[79],"implemented":[81],"on":[82],"Xilinx":[84],"Virtex-7":[85],"FPGA,":[86],"which":[87],"can":[88],"reduce":[89],"number":[91],"flip-flops":[93],"by":[94,104],"up":[95],"47%":[97],"size":[103],"94%":[105],"compared":[106],"other":[108],"architectures.":[110]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}