{"id":"https://openalex.org/W3127258852","doi":"https://doi.org/10.1109/isocc50952.2020.9333094","title":"On-chip Interconnect Optimization and Validation using Virtual Platform","display_name":"On-chip Interconnect Optimization and Validation using Virtual Platform","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3127258852","doi":"https://doi.org/10.1109/isocc50952.2020.9333094","mag":"3127258852"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9333094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109273722","display_name":"Jungyun Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungyun Choi","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681612","display_name":"Sang\u2010Ho Park","orcid":"https://orcid.org/0000-0002-0228-2713"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangho Park","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074091158","display_name":"Seunghan Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seunghan Lee","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049037742","display_name":"Yohan Park","orcid":"https://orcid.org/0000-0002-9011-8410"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yohan Park","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042731724","display_name":"Byeongwook Bae","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byeongwook Bae","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078060582","display_name":"Byunghoon Lee","orcid":"https://orcid.org/0000-0002-8686-1535"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byunghoon Lee","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059137458","display_name":"ByungChul Yoo","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"ByungChul Yoo","raw_affiliation_strings":["Memory Business Division, Samsung Electronics Co., Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business Division, Samsung Electronics Co., Ltd","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.236,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54007607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9310499429702759},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7694231867790222},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653466463088989},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6879034042358398},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6241570711135864},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.614219069480896},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5946441292762756},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5766171813011169},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5531052947044373},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4774661362171173},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43549680709838867},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4231332540512085},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3007325530052185},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29346323013305664},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20090973377227783}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9310499429702759},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7694231867790222},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653466463088989},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6879034042358398},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6241570711135864},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.614219069480896},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5946441292762756},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5766171813011169},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5531052947044373},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4774661362171173},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43549680709838867},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4231332540512085},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3007325530052185},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29346323013305664},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20090973377227783},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9333094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1570627294","https://openalex.org/W2301822014","https://openalex.org/W6697800800"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2366672283","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W127546600","https://openalex.org/W4214657400","https://openalex.org/W2153401337"],"abstract_inverted_index":{"As":[0],"today's":[1],"multi-media":[2],"applications":[3],"require":[4],"higher":[5],"performance,":[6],"the":[7,37,88,105],"complexity":[8],"of":[9,90],"data-path":[10],"including":[11],"on-chip":[12],"interconnect":[13,91],"and":[14,35,62,101],"memory":[15],"sub-system":[16],"is":[17],"increasing":[18],"more.":[19],"In":[20,53,67],"this":[21,68],"paper,":[22,69],"we":[23],"propose":[24],"ISA":[25,42,55,97],"(Interconnect":[26],"Simulation":[27],"Analysis)":[28],"which":[29],"automatically":[30],"generates":[31],"a":[32,72],"virtual":[33],"platform":[34],"verify":[36],"data":[38],"path":[39],"performance.":[40,107],"Since":[41],"uses":[43],"DUT":[44],"(Design":[45],"under":[46],"Test),":[47],"it":[48],"gives":[49],"100%":[50],"performance":[51],"accuracy.":[52],"addition,":[54],"supports":[56],"slaves":[57],"from":[58],"both":[59],"SystemC":[60],"Model":[61],"RTL":[63,70],"<sub":[64],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[65],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">11</sub>":[66],"means":[71],"hardware":[73],"description":[74],"language":[75],"with":[76],"register-transfer":[77],"level":[78],"such":[79],"as":[80],"Verilog":[81],"or":[82],"VHDL.,":[83],"Design/Verification":[84],"Engineer":[85],"can":[86],"optimize":[87],"design":[89],"efficiently.":[92],"Experimental":[93],"results":[94],"show":[95],"that":[96],"help":[98],"reduce":[99],"power":[100],"area":[102],"while":[103],"meeting":[104],"target":[106]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}