{"id":"https://openalex.org/W3128743858","doi":"https://doi.org/10.1109/isocc50952.2020.9333058","title":"Fast 6T SRAM Bit-Line Computing with Consecutive Short Pulse Word-Lines and Skewed Inverter","display_name":"Fast 6T SRAM Bit-Line Computing with Consecutive Short Pulse Word-Lines and Skewed Inverter","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3128743858","doi":"https://doi.org/10.1109/isocc50952.2020.9333058","mag":"3128743858"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9333058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068489777","display_name":"Jinho Jeong","orcid":"https://orcid.org/0000-0003-2487-6958"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jinho Jeong","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101839916","display_name":"Jongsun Park","orcid":"https://orcid.org/0000-0003-3251-0024"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongsun Park","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.831687867641449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6917070150375366},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6531645059585571},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6007294654846191},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5778133869171143},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5209592580795288},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.48929688334465027},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4766067862510681},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.44958990812301636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4400979280471802},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4211542308330536},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41421306133270264},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3881860077381134},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2991669774055481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2947533130645752},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2200646996498108},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2199321985244751},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1813325583934784}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.831687867641449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917070150375366},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6531645059585571},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6007294654846191},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5778133869171143},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5209592580795288},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.48929688334465027},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4766067862510681},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.44958990812301636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4400979280471802},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4211542308330536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41421306133270264},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3881860077381134},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2991669774055481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2947533130645752},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2200646996498108},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2199321985244751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1813325583934784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9333058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2331783522","https://openalex.org/W2554194110","https://openalex.org/W2593882908","https://openalex.org/W2966524683","https://openalex.org/W6734891989"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W2159817233","https://openalex.org/W3209598999","https://openalex.org/W3200702775","https://openalex.org/W2351439697"],"abstract_inverted_index":{"To":[0,23],"overcome":[1],"the":[2,18,25,49,69,72,91,116,143,155],"von-Neumann":[3],"bottleneck,":[4],"static":[5],"random-access":[6],"memory":[7],"(SRAM)-based":[8],"in-memory":[9],"computing":[10,87,126,147],"(IMC)":[11],"which":[12,37,59],"enables":[13],"parallel":[14],"data":[15],"processing":[16],"in":[17,58,71,154],"memory,":[19],"is":[20,52,76,95,127,135,148],"being":[21],"researched.":[22],"prevent":[24],"read":[26,50,64,92,108],"disturbance":[27,51,93],"issue,":[28],"conventional":[29],"6T":[30,84],"SRAM":[31,56,85],"IMC":[32,133],"employs":[33],"Word-Line":[34],"Under-Drive":[35],"(WLUD),":[36],"leads":[38],"to":[39,46,53,106,114,152],"slow":[40],"bit-line":[41],"(BL)":[42],"computing.":[43],"Another":[44],"approach":[45],"cope":[47],"with":[48],"use":[54],"10T":[55],"cells":[57],"BLs":[60],"are":[61],"decoupled":[62],"for":[63,123],"and":[65,110,142],"write":[66],"operation.":[67],"However,":[68],"overhead":[70],"bit-cell":[73],"array":[74],"density":[75],"not":[77],"affordable.":[78],"In":[79],"this":[80],"paper,":[81],"a":[82,138],"fast":[83,117],"BL":[86,118,125,146],"technique":[88,99],"that":[89],"prevents":[90],"issue":[94],"proposed.":[96,129],"The":[97],"proposed":[98],"adopts":[100],"two":[101],"consecutive":[102],"short":[103],"pulse":[104],"WLs":[105],"avoid":[107],"disturbance,":[109],"skewed-inverter-based":[111],"sense":[112],"amplifiers":[113],"achieve":[115],"computation.":[119],"A":[120],"feedback":[121],"loop":[122],"faster":[124],"also":[128],"128":[130,132],"\u00d7":[131],"architecture":[134],"implemented":[136],"using":[137],"28nm":[139],"CMOS":[140],"process,":[141],"delay":[144],"of":[145],"improved":[149],"0.354X":[150],"compared":[151],"WLUD":[153],"worst":[156],"case.":[157]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}