{"id":"https://openalex.org/W3127315332","doi":"https://doi.org/10.1109/isocc50952.2020.9333036","title":"Extraction of ROM Data from Bitstream in Xilinx FPGA","display_name":"Extraction of ROM Data from Bitstream in Xilinx FPGA","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3127315332","doi":"https://doi.org/10.1109/isocc50952.2020.9333036","mag":"3127315332"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9333036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101467591","display_name":"So\u2010Yeon Choi","orcid":"https://orcid.org/0000-0001-8299-7892"},"institutions":[{"id":"https://openalex.org/I196345858","display_name":"Chungnam National University","ror":"https://ror.org/0227as991","country_code":"KR","type":"education","lineage":["https://openalex.org/I196345858"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soyeon Choi","raw_affiliation_strings":["Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","institution_ids":["https://openalex.org/I196345858"]},{"raw_affiliation_string":"Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea","institution_ids":["https://openalex.org/I196345858"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113842861","display_name":"Jieun Yeo","orcid":null},"institutions":[{"id":"https://openalex.org/I196345858","display_name":"Chungnam National University","ror":"https://ror.org/0227as991","country_code":"KR","type":"education","lineage":["https://openalex.org/I196345858"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jieun Yeo","raw_affiliation_strings":["Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","institution_ids":["https://openalex.org/I196345858"]},{"raw_affiliation_string":"Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea","institution_ids":["https://openalex.org/I196345858"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087010497","display_name":"Hoyoung Yoo","orcid":"https://orcid.org/0000-0001-9323-0398"},"institutions":[{"id":"https://openalex.org/I196345858","display_name":"Chungnam National University","ror":"https://ror.org/0227as991","country_code":"KR","type":"education","lineage":["https://openalex.org/I196345858"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoyoung Yoo","raw_affiliation_strings":["Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chungnam National University,Dept. of Electronics Engineering,Daejeon,South Korea","institution_ids":["https://openalex.org/I196345858"]},{"raw_affiliation_string":"Dept. of Electronics Engineering, Chungnam National University, Daejeon, South Korea","institution_ids":["https://openalex.org/I196345858"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I196345858"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.19273161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8944789171218872},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775763750076294},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5913561582565308},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.580143928527832},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5488690137863159},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5488675832748413},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5477156639099121},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.52227783203125},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.46132439374923706},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4592646360397339},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.4353913366794586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3854304552078247},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.1878579556941986},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13878074288368225},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09743693470954895}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8944789171218872},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775763750076294},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5913561582565308},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.580143928527832},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5488690137863159},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5488675832748413},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5477156639099121},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.52227783203125},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.46132439374923706},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4592646360397339},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.4353913366794586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3854304552078247},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.1878579556941986},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13878074288368225},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09743693470954895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9333036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1341695930","display_name":null,"funder_award_id":"NRF-2019M3F3A1A01074449","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2060389684","https://openalex.org/W2130146997","https://openalex.org/W2130193491","https://openalex.org/W2895952230"],"related_works":["https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W2466591189","https://openalex.org/W3022525969","https://openalex.org/W2519750906","https://openalex.org/W2145970147","https://openalex.org/W2014165129","https://openalex.org/W2376859467"],"abstract_inverted_index":{"Recently,":[0],"many":[1],"researches":[2],"have":[3],"investigated":[4],"efficient":[5,51],"reverse":[6,52,90],"engineering":[7,53,91],"methods":[8],"to":[9,55,80],"restore":[10],"Programmable":[11,16,23,34],"Logic":[12],"Points":[13,18,36],"(PLPs)":[14],"and":[15,86,101,115],"Interconnect":[17],"(PIPs)":[19],"in":[20],"SRAM-based":[21],"Field":[22],"Gate":[24],"Arrays":[25],"(FPGAs).":[26],"However,":[27],"the":[28,31,66,75,88,116,120],"research":[29],"on":[30],"restoration":[32],"of":[33,68,84,109,118,122],"Content":[35],"(PCPs)":[37],"such":[38],"as":[39,129],"memory":[40],"data":[41,100],"are":[42],"rarely":[43],"studied.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48,73],"propose":[49],"an":[50,105],"method":[54],"recover":[56],"Read":[57],"Only":[58],"Memory":[59],"(ROM)":[60],"data,":[61],"which":[62],"is":[63,93,113,127],"essential":[64],"for":[65],"implementation":[67],"modern":[69],"digital":[70],"circuits.":[71],"First,":[72],"analyze":[74],"FPGA":[76,108],"hardware":[77,102],"resources":[78],"mapped":[79],"Xilinx":[81,110],"primitive":[82],"library":[83],"ROM,":[85],"next":[87],"proposed":[89],"process":[92,117],"explained":[94],"using":[95],"mapping":[96],"relation":[97],"between":[98],"ROM":[99],"resources.":[103],"As":[104],"example,":[106],"XC3S50":[107],"Sparatan-3":[111],"family":[112],"utilized,":[114],"restoring":[119],"SBOX":[121],"AES":[123],"(Advanced":[124],"Encryption":[125],"Standard)":[126],"provided":[128],"a":[130],"practical":[131],"application.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}