{"id":"https://openalex.org/W3126394558","doi":"https://doi.org/10.1109/isocc50952.2020.9333030","title":"Fast Prototyping of a Deep Neural Network on an FPGA","display_name":"Fast Prototyping of a Deep Neural Network on an FPGA","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3126394558","doi":"https://doi.org/10.1109/isocc50952.2020.9333030","mag":"3126394558"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9333030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086192603","display_name":"WonJong Kim","orcid":"https://orcid.org/0000-0003-4124-8099"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"WonJong Kim","raw_affiliation_strings":["Electronics and Telecommunications Research Institute, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute, Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015767878","display_name":"Hyegang Jun","orcid":"https://orcid.org/0000-0002-7879-6884"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"HyeGang Jun","raw_affiliation_strings":["Electronics and Telecommunications Research Institute, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute, Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1958,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52776767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"214","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8909082412719727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7587034106254578},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.596895158290863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5834622383117676},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5364189147949219},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5342603921890259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5314537286758423},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5157330632209778},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5093106031417847},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4264620244503021},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.4146025478839874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39591920375823975},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2688281834125519},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1844426691532135},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.18261504173278809},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10191115736961365},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.08259284496307373}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8909082412719727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7587034106254578},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.596895158290863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5834622383117676},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5364189147949219},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5342603921890259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5314537286758423},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5157330632209778},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5093106031417847},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4264620244503021},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4146025478839874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39591920375823975},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2688281834125519},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1844426691532135},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.18261504173278809},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10191115736961365},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.08259284496307373},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9333030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2253587711","https://openalex.org/W2963163009","https://openalex.org/W3026022605"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,16,28,32,56,104],"prototyping":[4],"methodology":[5],"for":[6,50,103],"implementing":[7],"deep":[8],"neural":[9],"network":[10],"(DNN)":[11],"models":[12],"in":[13,20,55,143],"hardware.":[14],"From":[15],"DNN":[17],"model":[18],"developed":[19,102],"C":[21],"or":[22],"C++":[23,100,120],"programming":[24],"language,":[25],"we":[26],"develop":[27],"hardware":[29],"architecture":[30],"using":[31,40,48],"SoC":[33],"virtual":[34],"platform":[35],"and":[36],"verify":[37],"the":[38,45,60,84,89,99,108,118,124,127,131],"functionality":[39],"FPGA":[41,79],"board.":[42],"It":[43],"demonstrates":[44],"viability":[46],"of":[47,62,107,126,139],"FPGAs":[49],"accelerating":[51],"specific":[52],"applications":[53],"written":[54],"high-level":[57],"language.":[58],"With":[59,95],"use":[61],"High-level":[63],"Synthesis":[64],"tools":[65],"provided":[66],"by":[67,88],"Xilinx":[68],"[3],":[69],"it":[70],"is":[71],"shown":[72],"to":[73,76,98,147,152],"be":[74,114,148],"possible":[75],"implement":[77],"an":[78,136],"design":[80,132],"that":[81],"would":[82],"run":[83],"inference":[85],"calculations":[86],"required":[87],"MobileNetV2":[90,109],"[1]":[91],"Deep":[92],"Neural":[93],"Network.":[94],"minimal":[96],"alterations":[97],"code":[101,112],"software":[105],"implementation":[106],"where":[110],"HDL":[111],"could":[113],"directly":[115],"synthesized":[116],"from":[117],"original":[119],"code,":[121],"dramatically":[122],"reducing":[123],"complexity":[125],"project.":[128],"Consequently,":[129],"when":[130,150],"was":[133,145],"implemented":[134],"on":[135],"FPGA,":[137],"upwards":[138],"5":[140],"times":[141],"increase":[142],"speed":[144],"able":[146],"realized":[149],"compared":[151],"similar":[153],"processors":[154],"(ARM7).":[155]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}