{"id":"https://openalex.org/W3127440137","doi":"https://doi.org/10.1109/isocc50952.2020.9333025","title":"High Efficient Bandwidth Utilization Hardware Design and Implement for AI Deep Learning Accelerator","display_name":"High Efficient Bandwidth Utilization Hardware Design and Implement for AI Deep Learning Accelerator","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3127440137","doi":"https://doi.org/10.1109/isocc50952.2020.9333025","mag":"3127440137"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9333025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005053666","display_name":"Chung-Bin Wu","orcid":"https://orcid.org/0000-0001-6585-980X"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chung-Bin Wu","raw_affiliation_strings":["National Chung-Hsing University, Taichung, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["National Chung-Hsing University, Taichung, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112607731","display_name":"Yu-Cheng Hsueh","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Cheng Hsueh","raw_affiliation_strings":["National Chung-Hsing University, Taichung, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091078098","display_name":"Yu-Kuan Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Kuan Hsiao","raw_affiliation_strings":["National Chung-Hsing University, Taichung, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005053666"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.1954,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52386234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061827182769775},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5485367774963379},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5377421975135803},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4750238060951233},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4270699918270111},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4058529734611511},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3584318161010742},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.27265387773513794},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2676514983177185},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12620684504508972}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061827182769775},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5485367774963379},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5377421975135803},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4750238060951233},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4270699918270111},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4058529734611511},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3584318161010742},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27265387773513794},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2676514983177185},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12620684504508972}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9333025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9333025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2289252105","https://openalex.org/W2570343428","https://openalex.org/W2767644592","https://openalex.org/W2767864757","https://openalex.org/W2963122961"],"related_works":["https://openalex.org/W2352171493","https://openalex.org/W2110674252","https://openalex.org/W2789305180","https://openalex.org/W2907463061","https://openalex.org/W2950973314","https://openalex.org/W2008081695","https://openalex.org/W4220731687","https://openalex.org/W3128824534","https://openalex.org/W4234121237","https://openalex.org/W4281707861"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,28],"neural":[4],"network":[5],"accelerator":[6],"for":[7],"Tiny-Yolo":[8],"V2.":[9],"The":[10],"data":[11,34],"format":[12],"of":[13],"input":[14,47],"feature":[15,18,48],"maps,":[16,19],"output":[17],"and":[20,36,56],"weight":[21],"kernels":[22],"are":[23],"converted":[24],"to":[25,31,52,71],"uint8":[26],"through":[27],"quantization":[29],"strategy":[30],"reduce":[32,53],"the":[33,38,62,65,73,80],"size":[35],"make":[37],"hardware":[39,63,74],"utilization":[40,55],"more":[41],"efficient.":[42],"Moreover,":[43],"we":[44],"propose":[45],"an":[46],"maps":[49],"placement":[50],"method":[51],"bandwidth":[54],"improve":[57],"PE":[58],"utilization.":[59],"To":[60],"verify":[61,72],"implementation,":[64],"Xilinx":[66],"ZCU102":[67],"platform":[68],"is":[69],"used":[70],"architecture.":[75],"Synthesis":[76],"results":[77],"show":[78],"that":[79],"proposed":[81],"architecture":[82],"implements":[83],"in":[84],"90nm":[85],"can":[86],"achieve":[87],"14.4GOPS@100Mhz":[88],"with":[89],"area":[90],"efficiency":[91],"by":[92],"99":[93],"GOPS/M-gates.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}