{"id":"https://openalex.org/W3126844777","doi":"https://doi.org/10.1109/isocc50952.2020.9332921","title":"Asymmetric Prefetching Architecture for Multicore Processor","display_name":"Asymmetric Prefetching Architecture for Multicore Processor","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3126844777","doi":"https://doi.org/10.1109/isocc50952.2020.9332921","mag":"3126844777"},"language":"en","primary_location":{"id":"doi:10.1109/isocc50952.2020.9332921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9332921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068657822","display_name":"\ucd5c\ub450\ud5cc","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Duheon Choi","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101586599","display_name":"Kwangsu Kim","orcid":"https://orcid.org/0000-0002-6334-122X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangsu Kim","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Eng., Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.236,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53979434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"39 2","issue":null,"first_page":"13","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9767023324966431},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8673730492591858},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8366572856903076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6819179058074951},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.6249082088470459},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.517521858215332},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.48463302850723267},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46200793981552124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39710429310798645},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15084531903266907},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.0760934054851532}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9767023324966431},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8673730492591858},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8366572856903076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6819179058074951},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.6249082088470459},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.517521858215332},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.48463302850723267},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46200793981552124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39710429310798645},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15084531903266907},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0760934054851532},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc50952.2020.9332921","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc50952.2020.9332921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G226521481","display_name":null,"funder_award_id":"2018M3E3A1057248","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W2001420671","https://openalex.org/W2147657366","https://openalex.org/W2234679013","https://openalex.org/W2537450429"],"related_works":["https://openalex.org/W2045913108","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2125332130","https://openalex.org/W2467393770","https://openalex.org/W122453572","https://openalex.org/W3023876411","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079"],"abstract_inverted_index":{"Prefetching":[0],"is":[1],"one":[2],"of":[3,11],"the":[4,9],"main":[5],"techniques":[6],"for":[7,47],"improving":[8],"performance":[10,77,89],"modern":[12],"processors.":[13],"Various":[14],"prefetch":[15],"algorithms":[16,67],"have":[17],"been":[18],"proposed":[19],"targeting":[20],"various":[21,36],"applications":[22],"and":[23,35,68,97],"memory":[24],"access":[25],"patterns.":[26],"Modern":[27],"SoCs":[28],"are":[29,38],"mainly":[30],"equipped":[31],"with":[32],"multicore":[33,83],"processors,":[34],"processes":[37],"operated":[39],"separately":[40],"by":[41,101],"each":[42,48,79],"core.":[43],"This":[44],"implies":[45],"that":[46,63,74],"core,":[49],"different":[50],"prefetcher":[51,62,96],"may":[52],"work":[53],"better.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"propose":[59],"a":[60,71,82,94],"hardware":[61],"integrates":[64],"three":[65],"prefetching":[66,72],"statically":[69],"allocates":[70],"algorithm":[73],"provides":[75],"better":[76],"to":[78,92],"workload":[80],"in":[81],"processor.":[84],"We":[85],"observe":[86],"4.6%":[87],"overall":[88],"improvement":[90],"compared":[91],"using":[93],"single":[95],"reduce":[98],"buffer":[99],"resources":[100],"41%.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}