{"id":"https://openalex.org/W3012268026","doi":"https://doi.org/10.1109/isocc47750.2019.9027690","title":"Optimization Technique of Memory Traffic for FPGA-Based Image Processing System","display_name":"Optimization Technique of Memory Traffic for FPGA-Based Image Processing System","publication_year":2019,"publication_date":"2019-10-06","ids":{"openalex":"https://openalex.org/W3012268026","doi":"https://doi.org/10.1109/isocc47750.2019.9027690","mag":"3012268026"},"language":"en","primary_location":{"id":"doi:10.1109/isocc47750.2019.9027690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc47750.2019.9027690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033711650","display_name":"Kenta Nishiguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenta Nishiguchi","raw_affiliation_strings":["The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082242690","display_name":"Toshiyuki Inoue","orcid":"https://orcid.org/0000-0002-6621-1412"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiyuki Inoue","raw_affiliation_strings":["The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038761727","display_name":"Akira Tsuchiya","orcid":"https://orcid.org/0000-0002-3299-9328"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Tsuchiya","raw_affiliation_strings":["The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015332269","display_name":"Kazunori Ogohara","orcid":"https://orcid.org/0000-0001-7666-4442"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazunori Ogohara","raw_affiliation_strings":["The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022381888","display_name":"Keiji Kishine","orcid":"https://orcid.org/0000-0003-3213-6650"},"institutions":[{"id":"https://openalex.org/I139159150","display_name":"University of Shiga Prefecture","ror":"https://ror.org/02dvjfw95","country_code":"JP","type":"education","lineage":["https://openalex.org/I139159150"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiji Kishine","raw_affiliation_strings":["The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Shiga Prefecture, 2500 Hassaka, Hikone, Shiga, Japan","institution_ids":["https://openalex.org/I139159150"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139159150"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19308064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"46","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014780282974243},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7794443368911743},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6260725855827332},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4936274290084839},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4920920729637146},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.48845067620277405},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.45338332653045654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44312453269958496},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.42585378885269165},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4217781126499176},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4179084002971649},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3436056077480316},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.18704044818878174}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014780282974243},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7794443368911743},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6260725855827332},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4936274290084839},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4920920729637146},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.48845067620277405},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.45338332653045654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44312453269958496},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.42585378885269165},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4217781126499176},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4179084002971649},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3436056077480316},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.18704044818878174}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isocc47750.2019.9027690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc47750.2019.9027690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},{"id":"mag:3041080911","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=202002233067443631","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2127322963"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W4321458411","https://openalex.org/W3021597805","https://openalex.org/W2564569739","https://openalex.org/W1975444747","https://openalex.org/W2885040162","https://openalex.org/W3048967625","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2155373950"],"abstract_inverted_index":{"Memory":[0],"access":[1,13,27,37],"determines":[2],"the":[3,25,35,52,62,65],"overall":[4],"system":[5],"speed.":[6],"Here,":[7],"we":[8],"propose":[9],"a":[10,43],"dynamic":[11],"memory":[12,26,36],"technique":[14,48],"which":[15],"speeds":[16],"up":[17],"image":[18,40,55],"processing":[19,56],"in":[20,49],"FPGA-based":[21,50],"systems":[22],"by":[23],"monitoring":[24],"states":[28],"of":[29,39,45,54,64],"all":[30],"modules":[31],"and":[32],"dynamically":[33],"changing":[34],"timing":[38],"processing.":[41],"As":[42],"result":[44],"implementing":[46],"this":[47],"systems,":[51],"speed":[53,63],"increased":[57],"1.5":[58],"times":[59],"compared":[60],"to":[61],"conventional":[66],"method.":[67]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}