{"id":"https://openalex.org/W3012530838","doi":"https://doi.org/10.1109/isocc47750.2019.9027656","title":"Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices","display_name":"Challenges in Circuit Designs of Nonvolatile-memory based computing-in-memory for AI Edge Devices","publication_year":2019,"publication_date":"2019-10-06","ids":{"openalex":"https://openalex.org/W3012530838","doi":"https://doi.org/10.1109/isocc47750.2019.9027656","mag":"3012530838"},"language":"en","primary_location":{"id":"doi:10.1109/isocc47750.2019.9027656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc47750.2019.9027656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059176059","display_name":"Cheng-Xin Xue","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Xin Xue","raw_affiliation_strings":["National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan","National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan","National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.737522542476654},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7373161315917969},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5921657085418701},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4960120618343353},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47541242837905884},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4660184681415558},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.41337332129478455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36414647102355957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3537420928478241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3482666611671448},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.34412890672683716},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09953123331069946}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.737522542476654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7373161315917969},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5921657085418701},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4960120618343353},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47541242837905884},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4660184681415558},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.41337332129478455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36414647102355957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3537420928478241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3482666611671448},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.34412890672683716},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09953123331069946}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc47750.2019.9027656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc47750.2019.9027656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1520115325","https://openalex.org/W1916668514","https://openalex.org/W1966939297","https://openalex.org/W1979144836","https://openalex.org/W1989700401","https://openalex.org/W1997388392","https://openalex.org/W2055411146","https://openalex.org/W2102099917","https://openalex.org/W2143848280","https://openalex.org/W2164567793","https://openalex.org/W2289106931","https://openalex.org/W2507310357","https://openalex.org/W2611005572","https://openalex.org/W2742608242","https://openalex.org/W2744289854","https://openalex.org/W2783156342","https://openalex.org/W2787336703","https://openalex.org/W2789899229","https://openalex.org/W2790511620","https://openalex.org/W2791598392","https://openalex.org/W2792893539","https://openalex.org/W2794288888","https://openalex.org/W2898994846","https://openalex.org/W2899269873","https://openalex.org/W2911290762","https://openalex.org/W2921329602","https://openalex.org/W2922487710","https://openalex.org/W2965306467","https://openalex.org/W2966187992","https://openalex.org/W3005542654","https://openalex.org/W6664188284","https://openalex.org/W6737206731","https://openalex.org/W6742450443","https://openalex.org/W6748918843","https://openalex.org/W6748967906","https://openalex.org/W6760724898","https://openalex.org/W6765978677","https://openalex.org/W6766827824"],"related_works":["https://openalex.org/W4234756210","https://openalex.org/W1977963439","https://openalex.org/W2315140189","https://openalex.org/W2505369450","https://openalex.org/W2543577874","https://openalex.org/W776329307","https://openalex.org/W3209704453","https://openalex.org/W2484628155","https://openalex.org/W2024190459","https://openalex.org/W2745718324"],"abstract_inverted_index":{"The":[0],"\u201cmemory":[1],"wall\u201d":[2],"imposed":[3],"by":[4],"the":[5,10,13,39,54,58],"von-Neumann":[6],"computer":[7],"architecture":[8],"limits":[9],"bandwidth":[11],"between":[12],"processor":[14],"and":[15,44,67],"memory,":[16],"thereby":[17],"imposing":[18],"a":[19],"critical":[20],"bottleneck":[21],"in":[22,31,57],"system":[23],"performance.":[24],"Emerging":[25],"memory":[26,32],"devices":[27],"can":[28],"be":[29],"used":[30],"macros":[33],"as":[34,36],"well":[35],"computing-in-memory":[37,64],"for":[38,65],"Internet":[40],"of":[41,61],"Things":[42],"(IoT)":[43],"artificial":[45],"intelligence":[46],"(AI)":[47],"chips.":[48,69],"In":[49],"this":[50],"paper,":[51],"we":[52],"discuss":[53],"challenges":[55],"involved":[56],"further":[59],"development":[60],"nonvolatile-memory":[62],"based":[63],"IoT":[66],"AI":[68]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}