{"id":"https://openalex.org/W2916312349","doi":"https://doi.org/10.1109/isocc.2018.8649954","title":"Method of RTL Debugging When Using HLS for HW Design : Different Simulation Result of Verilog & VHDL","display_name":"Method of RTL Debugging When Using HLS for HW Design : Different Simulation Result of Verilog & VHDL","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2916312349","doi":"https://doi.org/10.1109/isocc.2018.8649954","mag":"2916312349"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2018.8649954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069851751","display_name":"Sang Un Park","orcid":"https://orcid.org/0000-0003-2157-2246"},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sang Un Park","raw_affiliation_strings":["Dept. of Electronics Engineering, Konkuk University, Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Konkuk University, Seoul Korea","institution_ids":["https://openalex.org/I24062138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001333765","display_name":"Tae Pyeong Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tae Pyeong Kim","raw_affiliation_strings":["Dept. of Electronics Engineering, Konkuk University, Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Konkuk University, Seoul Korea","institution_ids":["https://openalex.org/I24062138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040394979","display_name":"Mee Zee Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Mee Zee Lee","raw_affiliation_strings":["Dept. of Electronics Engineering, Konkuk University, Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Konkuk University, Seoul Korea","institution_ids":["https://openalex.org/I24062138"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083559838","display_name":"Yong Beom Cho","orcid":"https://orcid.org/0000-0002-9944-4706"},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yong Beom Cho","raw_affiliation_strings":["Dept. of Electronics Engineering, Konkuk University, Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics Engineering, Konkuk University, Seoul Korea","institution_ids":["https://openalex.org/I24062138"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069851751"],"corresponding_institution_ids":["https://openalex.org/I24062138"],"apc_list":null,"apc_paid":null,"fwci":0.5049,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65399658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"30","issue":null,"first_page":"273","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8768354654312134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7834885120391846},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7442154288291931},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7323927879333496},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6968047618865967},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6658338308334351},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6239489912986755},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.547892153263092},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.52473384141922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5222864151000977},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4176428020000458},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3721548616886139},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3560284972190857},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3531687259674072},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.14777448773384094},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13051235675811768}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8768354654312134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7834885120391846},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7442154288291931},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7323927879333496},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6968047618865967},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6658338308334351},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6239489912986755},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.547892153263092},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.52473384141922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5222864151000977},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4176428020000458},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3721548616886139},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3560284972190857},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3531687259674072},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.14777448773384094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13051235675811768}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2018.8649954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2104946675","https://openalex.org/W2166029537","https://openalex.org/W2171318521"],"related_works":["https://openalex.org/W2363829830","https://openalex.org/W2069295582","https://openalex.org/W2111408175","https://openalex.org/W2366672283","https://openalex.org/W1843355381","https://openalex.org/W1530924151","https://openalex.org/W9221892","https://openalex.org/W2168113051","https://openalex.org/W1492116303","https://openalex.org/W2077870657"],"abstract_inverted_index":{"HLS":[0],"(High-Level":[1],"Synthesis)":[2],"is":[3,25],"useful":[4],"hardware":[5],"design":[6,72],"technologies":[7],"using":[8,45,73],"High":[9],"level":[10],"language":[11],"(C,":[12],"C++":[13],"and":[14,57],"System":[15],"C)":[16],"higher":[17],"than":[18],"RTL":[19,42],"(Register":[20],"Transfer":[21],"Level).":[22],"But":[23],"there":[24],"error":[26],"case":[27],"in":[28,40],"which":[29],"the":[30,41,52],"different":[31],"simulation":[32,43],"result":[33],"of":[34,54],"Verilog":[35],"&":[36],"VHDL":[37],"when":[38],"verifying":[39],"step":[44],"HLS.":[46,74],"In":[47],"this":[48],"paper,":[49],"We":[50],"propose":[51],"causes":[53],"these":[55],"problems":[56,69],"how":[58,65],"to":[59,66],"resolve":[60],"them.":[61],"Furthermore,":[62],"we":[63],"suggest":[64],"solve":[67],"similar":[68],"with":[70],"ASIC":[71]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}