{"id":"https://openalex.org/W2917899442","doi":"https://doi.org/10.1109/isocc.2018.8649948","title":"Study on Intel CPU-FPGA Architecture : Security Perspective","display_name":"Study on Intel CPU-FPGA Architecture : Security Perspective","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2917899442","doi":"https://doi.org/10.1109/isocc.2018.8649948","mag":"2917899442"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2018.8649948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100680767","display_name":"Jin\u2010Yong Lee","orcid":"https://orcid.org/0000-0002-5996-7801"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jinyong Lee","raw_affiliation_strings":["Electronics and Telecommunications Research Institute (ETRI) Hyper-Connected Communication Research Laboratory, System Security Research Group, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronics and Telecommunications Research Institute (ETRI) Hyper-Connected Communication Research Laboratory, System Security Research Group, Daejeon, South Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100680767"],"corresponding_institution_ids":["https://openalex.org/I142401562"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"52","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7975391149520874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7883603572845459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6296436190605164},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5534855127334595},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.43522557616233826},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4349250793457031},{"id":"https://openalex.org/keywords/perspective","display_name":"Perspective (graphical)","score":0.42245927453041077},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3512765169143677},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33206820487976074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3311091959476471}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7975391149520874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7883603572845459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6296436190605164},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5534855127334595},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.43522557616233826},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4349250793457031},{"id":"https://openalex.org/C12713177","wikidata":"https://www.wikidata.org/wiki/Q1900281","display_name":"Perspective (graphical)","level":2,"score":0.42245927453041077},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3512765169143677},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33206820487976074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3311091959476471},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2018.8649948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649948","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W161166442","https://openalex.org/W2010435059","https://openalex.org/W2107247116","https://openalex.org/W2158699246","https://openalex.org/W2606014062","https://openalex.org/W6606620872"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"To":[0],"respond":[1],"to":[2,14,38],"constantly":[3],"changing":[4],"workloads":[5],"and":[6,74],"emerging":[7],"technologies":[8],"for":[9,47,83],"data":[10,48],"centers,":[11,49],"Intel":[12],"decided":[13],"maximize":[15],"performance":[16],"while":[17],"minimizing":[18],"power":[19],"consumption":[20],"by":[21],"providing":[22],"a":[23,29],"hybrid":[24],"CPU-FPGA":[25],"system":[26,82],"packaged":[27],"in":[28],"single":[30],"processor.":[31],"The":[32],"internal":[33],"FPGA":[34],"can":[35,43,52,58],"be":[36],"used":[37],"implement":[39],"hardware":[40,55],"logics":[41],"that":[42,57],"accelerate":[44],"specific":[45],"algorithms":[46],"but":[50],"it":[51],"also":[53],"embody":[54],"modules":[56],"improve":[59],"the":[60,64],"overall":[61],"security":[62],"of":[63,80],"system.":[65],"This":[66],"paper":[67],"first":[68],"examines":[69],"this":[70,81],"newly":[71],"launched":[72],"processor":[73],"presents":[75],"some":[76],"possible":[77],"use":[78],"cases":[79],"enhanced":[84],"security.":[85]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}