{"id":"https://openalex.org/W2916843257","doi":"https://doi.org/10.1109/isocc.2018.8649933","title":"A Folded Locking Scheme for the Long-Range Delay Block in a Wide-Range DLL","display_name":"A Folded Locking Scheme for the Long-Range Delay Block in a Wide-Range DLL","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2916843257","doi":"https://doi.org/10.1109/isocc.2018.8649933","mag":"2916843257"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2018.8649933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080298237","display_name":"Yu\u2010Chi Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chi Wei","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan Contact"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan Contact","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["Electrical Engineering Department, National Tsing Hua University, Taiwan Contact"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan Contact","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.2660878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7415980100631714},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7334874272346497},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5913386344909668},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5473825335502625},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5432289242744446},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.482060045003891},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4411989450454712},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40158283710479736},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.326494961977005},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3224291205406189},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13687101006507874},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.11201554536819458},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.11195904016494751},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09509670734405518},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07542705535888672},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.060061633586883545},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.05355137586593628}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7415980100631714},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7334874272346497},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5913386344909668},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5473825335502625},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5432289242744446},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.482060045003891},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4411989450454712},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40158283710479736},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.326494961977005},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3224291205406189},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13687101006507874},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.11201554536819458},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.11195904016494751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09509670734405518},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07542705535888672},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.060061633586883545},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.05355137586593628},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2018.8649933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2018.8649933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1974668623","https://openalex.org/W2044230919","https://openalex.org/W2067333289","https://openalex.org/W2078267331","https://openalex.org/W2079269230","https://openalex.org/W2108185796","https://openalex.org/W2117599119","https://openalex.org/W2126227985","https://openalex.org/W2153119050","https://openalex.org/W2162025540","https://openalex.org/W2562137594","https://openalex.org/W6683900097"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245","https://openalex.org/W3021755553"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"present":[4],"a":[5,10,25,39,45],"long-range":[6],"delay":[7,36],"block":[8,37],"for":[9],"wide":[11],"range":[12],"DLL":[13],"supporting":[14],"clock":[15],"rates":[16],"from":[17],"10MHz":[18],"to":[19],"1GHz.":[20],"The":[21],"main":[22],"contribution":[23],"is":[24],"fast-locking":[26],"scheme":[27],"that":[28,51],"quickly":[29],"decides":[30],"the":[31,35,52],"control":[32],"code":[33],"of":[34],"using":[38,44],"folded":[40],"scheme.":[41],"Post-layout":[42],"simulation":[43],"90nm":[46],"CMOS":[47],"process":[48],"has":[49],"demonstrated":[50],"locking":[53],"time":[54],"can":[55],"he":[56],"slashed":[57],"dramatically.":[58]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}