{"id":"https://openalex.org/W2807170259","doi":"https://doi.org/10.1109/isocc.2017.8368804","title":"A new repair scheme for TSV-based 3D memory using base die repair cells","display_name":"A new repair scheme for TSV-based 3D memory using base die repair cells","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2807170259","doi":"https://doi.org/10.1109/isocc.2017.8368804","mag":"2807170259"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2017.8368804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065997728","display_name":"Donghyun Han","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghyun Han","raw_affiliation_strings":["Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100782289","display_name":"Hayoung Lee","orcid":"https://orcid.org/0000-0002-6868-0829"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hayoung Lee","raw_affiliation_strings":["Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100454693","display_name":"Donghyun Kim","orcid":"https://orcid.org/0000-0003-1960-0527"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghyun Kim","raw_affiliation_strings":["Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]},{"raw_affiliation_string":"Dept. Electrical & Electronic Engineering, Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.860350489616394},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7972509860992432},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6481677889823914},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5516416430473328},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.505915105342865},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.48440343141555786},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.44502967596054077},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4229130744934082},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3310002088546753},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3052123785018921},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2265930473804474},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11449578404426575},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0921582579612732},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.05415436625480652},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.05287167429924011}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.860350489616394},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7972509860992432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6481677889823914},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5516416430473328},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.505915105342865},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.48440343141555786},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.44502967596054077},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4229130744934082},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3310002088546753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3052123785018921},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2265930473804474},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11449578404426575},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0921582579612732},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.05415436625480652},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.05287167429924011},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2017.8368804","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2136323667","https://openalex.org/W2152425525"],"related_works":["https://openalex.org/W2344117897","https://openalex.org/W1856950047","https://openalex.org/W2099729013","https://openalex.org/W2123840948","https://openalex.org/W2171636992","https://openalex.org/W2034470049","https://openalex.org/W1982681206","https://openalex.org/W1992635254","https://openalex.org/W2167326092","https://openalex.org/W2162713172"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,10,15,43,67],"new":[4,11,44,80],"repair":[5,12,28,76,81],"scheme":[6,82],"which":[7,59],"consists":[8,60],"of":[9,19,61,78,87],"algorithm":[13],"and":[14,66],"base":[16,57],"die":[17,58],"structure":[18,47],"TSV":[20],"based":[21],"3D":[22,31],"memory":[23,32,38,50],"is":[24,83],"proposed.":[25],"The":[26,70],"traditional":[27],"process":[29],"in":[30,36],"uses":[33],"extra":[34],"cells":[35,54],"each":[37],"layer.":[39],"This":[40],"paper":[41],"proposes":[42],"redundancy":[45],"cell":[46],"for":[48],"repairing":[49],"layers":[51],"using":[52],"spare":[53,64],"on":[55],"the":[56,75,79,88],"solution":[62],"memory,":[63],"CAM":[65],"control":[68],"structure.":[69],"experimental":[71],"results":[72],"show":[73],"that":[74,86],"rate":[77],"better":[84],"than":[85],"inter-die":[89],"method.":[90]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}