{"id":"https://openalex.org/W2806446542","doi":"https://doi.org/10.1109/isocc.2017.8368799","title":"A selective error data capture method using on-chip DRAM for silicon debug of multi-core design","display_name":"A selective error data capture method using on-chip DRAM for silicon debug of multi-core design","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2806446542","doi":"https://doi.org/10.1109/isocc.2017.8368799","mag":"2806446542"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2017.8368799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036496809","display_name":"Hyunggoy Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunggoy Oh","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022698469","display_name":"Heetae Kim","orcid":"https://orcid.org/0000-0002-5688-2626"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Heetae Kim","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111794329","display_name":"Jaeil Lim","orcid":"https://orcid.org/0009-0007-4627-9309"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeil Lim","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068528309","display_name":"Sungho Kang","orcid":"https://orcid.org/0000-0002-7093-2095"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungho Kang","raw_affiliation_strings":["Yonsei University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036496809"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24907727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"122"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8746187686920166},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8119353652000427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795505166053772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6427075862884521},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5802333354949951},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.5419952869415283},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38242611289024353},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37417593598365784},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1033409833908081}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8746187686920166},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8119353652000427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795505166053772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6427075862884521},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5802333354949951},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.5419952869415283},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38242611289024353},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37417593598365784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1033409833908081}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2017.8368799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2024436253","https://openalex.org/W2062677539","https://openalex.org/W2122146819","https://openalex.org/W2134518125"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"In":[0],"multi-core":[1],"designs,":[2],"the":[3,7,24,63,71,85,94,100,119],"time":[4,110],"overhead":[5,116],"for":[6,29],"post-silicon":[8],"debug":[9,22,97,101,109],"is":[10,49,52,67,90],"a":[11,16,37,79,113],"main":[12],"challenge":[13],"because":[14],"of":[15,19,27,59,74,96],"large":[17],"number":[18,95],"cores":[20],"under":[21],"and":[23],"limited":[25],"resource":[26],"design":[28],"debug.":[30],"To":[31],"overcome":[32],"this":[33],"challenge,":[34],"we":[35],"propose":[36],"selective":[38],"error":[39,64],"data":[40,58,87],"capture":[41,56,88],"method":[42],"using":[43,78,99],"on-chip":[44],"DRAM.":[45],"The":[46,104],"key":[47],"idea":[48],"that":[50],"it":[51],"not":[53],"necessary":[54],"to":[55,69,92,118],"error-free":[57],"each":[60,75],"core.":[61],"First,":[62],"interval":[65],"matrix":[66],"generated":[68],"detect":[70],"erroneous":[72,86],"intervals":[73],"core":[76],"by":[77],"multiple-input":[80],"signature":[81],"register.":[82],"And":[83],"then,":[84],"sequence":[89],"used":[91],"minimize":[93],"sessions":[98],"scheduling":[102],"algorithm.":[103],"experimental":[105],"results":[106],"show":[107],"significant":[108],"reduction":[111],"with":[112],"negligible":[114],"hardware":[115],"compared":[117],"previous":[120],"work.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}