{"id":"https://openalex.org/W2805234255","doi":"https://doi.org/10.1109/isocc.2017.8368783","title":"A selector-based FFT processor and its FPGA implementation","display_name":"A selector-based FFT processor and its FPGA implementation","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2805234255","doi":"https://doi.org/10.1109/isocc.2017.8368783","mag":"2805234255"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2017.8368783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110561432","display_name":"Yuya Hirai","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuya Hirai","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002692556","display_name":"Kazushi Kawamura","orcid":"https://orcid.org/0000-0002-0795-2974"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazushi Kawamura","raw_affiliation_strings":["Waseda Research Institute for Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Waseda Research Institute for Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept of Computer Science and Communications Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.9582449197769165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7632043361663818},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7609788179397583},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.5787030458450317},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5108739733695984},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4470691680908203},{"id":"https://openalex.org/keywords/prime-factor-fft-algorithm","display_name":"Prime-factor FFT algorithm","score":0.4421471655368805},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43014806509017944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42641979455947876},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4221707582473755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33691883087158203},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.16589784622192383},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14248055219650269},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07447406649589539}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.9582449197769165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7632043361663818},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7609788179397583},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.5787030458450317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5108739733695984},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4470691680908203},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.4421471655368805},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43014806509017944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42641979455947876},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4221707582473755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33691883087158203},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.16589784622192383},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14248055219650269},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07447406649589539},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C166386157","wikidata":"https://www.wikidata.org/wiki/Q1477735","display_name":"Short-time Fourier transform","level":4,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2017.8368783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2017.8368783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5400000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1586388093","https://openalex.org/W2004748659","https://openalex.org/W2070982178"],"related_works":["https://openalex.org/W2031343199","https://openalex.org/W2356814585","https://openalex.org/W2977460836","https://openalex.org/W2144412928","https://openalex.org/W2113951268","https://openalex.org/W4362564158","https://openalex.org/W1984254719","https://openalex.org/W2185259940","https://openalex.org/W2012363129","https://openalex.org/W2144032791"],"abstract_inverted_index":{"Fast":[0],"Fourier":[1],"transform":[2],"(FFT)":[3],"is":[4,19,39],"used":[5],"in":[6],"various":[7],"applications":[8],"such":[9],"as":[10],"signal":[11],"processings":[12],"and":[13,47,82],"developing":[14],"a":[15,27,62,95],"high-speed":[16,28],"FFT":[17,29,37,59,71,97],"processor":[18,30,38,60,72],"quite":[20],"required.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25,55],"propose":[26],"based":[31],"on":[32,43,61],"selector":[33,50],"logics.":[34],"The":[35],"selector-based":[36,58],"constructed":[40],"by":[41,78,89],"focusing":[42],"the":[44,57,75,85],"subtract-multiplication":[45],"operations":[46],"partly":[48],"applying":[49],"logics":[51],"to":[52,80,91],"them.":[53],"Furthermore,":[54],"implement":[56],"Xilinx":[63],"FPGA.":[64],"Experimental":[65],"results":[66],"show":[67],"that":[68],"our":[69],"proposed":[70],"can":[73],"improve":[74],"processing":[76],"speed":[77],"up":[79,90],"21%":[81],"also":[83],"reduce":[84],"number":[86],"of":[87],"LUTs":[88],"33%":[92],"compared":[93],"with":[94],"naive":[96],"processor.":[98]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}