{"id":"https://openalex.org/W2561005478","doi":"https://doi.org/10.1109/isocc.2016.7799826","title":"Memory ECC architecutre utilizing memory column spares","display_name":"Memory ECC architecutre utilizing memory column spares","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2561005478","doi":"https://doi.org/10.1109/isocc.2016.7799826","mag":"2561005478"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103285073","display_name":"Jong Hyuk Park","orcid":"https://orcid.org/0000-0003-1831-0309"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong Hyuk Park","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, Korea","Memory Division, Samsung Electronics, Hwasung, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Memory Division, Samsung Electronics, Hwasung, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627679","display_name":"Joon-Sung Yang","orcid":"https://orcid.org/0000-0002-1502-5353"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joon-Sung Yang","raw_affiliation_strings":["Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Semiconductor and Display Engineering, Sungkyunkwan University, Suwon, Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.19083686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"359","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7457247376441956},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.7037419676780701},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6895902752876282},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6611678004264832},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.6113146543502808},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5823448896408081},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.581641674041748},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5679726600646973},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5275782346725464},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5254929661750793},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4747244119644165},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.46696335077285767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45681580901145935},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.44898515939712524},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4341302514076233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4150940179824829},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.41501715779304504},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4133904278278351},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3968833088874817}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7457247376441956},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.7037419676780701},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6895902752876282},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6611678004264832},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.6113146543502808},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5823448896408081},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.581641674041748},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5679726600646973},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5275782346725464},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5254929661750793},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4747244119644165},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.46696335077285767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45681580901145935},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.44898515939712524},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4341302514076233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4150940179824829},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.41501715779304504},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4133904278278351},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3968833088874817}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1980073965","https://openalex.org/W2021708499","https://openalex.org/W2107589058","https://openalex.org/W2153013263","https://openalex.org/W2292455707","https://openalex.org/W2342204193","https://openalex.org/W3145988620"],"related_works":["https://openalex.org/W4293159259","https://openalex.org/W2047684617","https://openalex.org/W4293057298","https://openalex.org/W2975214856","https://openalex.org/W3048967625","https://openalex.org/W1975698617","https://openalex.org/W2043352873","https://openalex.org/W1959889508","https://openalex.org/W2579594055","https://openalex.org/W2378551620"],"abstract_inverted_index":{"Advanced":[0],"process":[1],"technology":[2],"allows":[3],"high":[4],"memory":[5,9,14,20,27,42,45,60],"density.":[6],"However,":[7],"the":[8,25,50],"cell":[10],"shrinkage":[11],"introduces":[12],"more":[13],"defects":[15],"and":[16,55],"this":[17],"causes":[18],"a":[19,31,37],"yield":[21],"problem.":[22],"To":[23],"overcome":[24],"issue,":[26],"ECC":[28,43],"has":[29],"become":[30],"critical":[32],"solution.":[33],"This":[34],"paper":[35],"proposes":[36],"hardware":[38],"architecture":[39,52],"to":[40],"support":[41],"utilizing":[44],"spares.":[46],"Overheads":[47],"imposed":[48],"by":[49],"proposed":[51],"are":[53],"analyzed":[54],"compared":[56],"against":[57],"conventional":[58],"non-ECC":[59],"architecture.":[61]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}