{"id":"https://openalex.org/W2566975275","doi":"https://doi.org/10.1109/isocc.2016.7799824","title":"FPGA power estimation simulator for dynamic input data","display_name":"FPGA power estimation simulator for dynamic input data","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2566975275","doi":"https://doi.org/10.1109/isocc.2016.7799824","mag":"2566975275"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091574851","display_name":"Taehee You","orcid":"https://orcid.org/0000-0001-5007-724X"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Taehee You","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054291013","display_name":"Jeongbin Kim","orcid":"https://orcid.org/0000-0002-5950-0056"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeongbin Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036118521","display_name":"Minyoung Im","orcid":null},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minyoung Im","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084016800","display_name":"Eui-Young Chung","orcid":"https://orcid.org/0000-0003-2013-8763"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eui-Young Chung","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Yonsei University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091574851"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60673312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"355","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9757999777793884,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9178637266159058},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7455718517303467},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.7272125482559204},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6907300353050232},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6362513303756714},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.5738505125045776},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.5030369162559509},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4932097792625427},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4712070822715759},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4534298777580261},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4160703122615814},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3408729135990143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13495096564292908}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9178637266159058},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7455718517303467},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.7272125482559204},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6907300353050232},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6362513303756714},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.5738505125045776},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.5030369162559509},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4932097792625427},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4712070822715759},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4534298777580261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4160703122615814},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3408729135990143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13495096564292908},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799824","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799824","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1701908161","https://openalex.org/W2105011467","https://openalex.org/W2139637699","https://openalex.org/W2141248063","https://openalex.org/W2168493238","https://openalex.org/W4206262605","https://openalex.org/W6680882822"],"related_works":["https://openalex.org/W2366961778","https://openalex.org/W1572721274","https://openalex.org/W1991580985","https://openalex.org/W2155063924","https://openalex.org/W4236555467","https://openalex.org/W1604605630","https://openalex.org/W2008937153","https://openalex.org/W1642255152","https://openalex.org/W2000162505","https://openalex.org/W2069596239"],"abstract_inverted_index":{"As":[0],"the":[1,9,38,53,58,73,82,92,111],"availability":[2],"of":[3,11,33,61,77,94],"field-programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"increases,":[8],"importance":[10],"their":[12],"power":[13,21,26,31,42,59,74,83,105],"management":[14,22],"has":[15],"become":[16],"crucial.":[17],"For":[18],"an":[19,24],"efficient":[20],"scheme,":[23],"accurate":[25],"estimation":[27,43,106],"is":[28,69,100],"required.":[29],"The":[30],"consumption":[32,60,84],"FPGAs":[34],"differs":[35],"depending":[36],"on":[37,104],"input,":[39],"and":[40,110],"previous":[41,108],"methods":[44,109],"have":[45],"limitations":[46],"which":[47,56,68],"make":[48],"it":[49],"difficult":[50],"to":[51,71],"predict":[52],"input":[54,78],"patterns":[55],"affect":[57],"FPGA.":[62],"Therefore,":[63],"we":[64,96],"propose":[65],"a":[66,88,101],"simulator":[67],"able":[70],"estimate":[72],"in":[75],"consideration":[76],"data.":[79],"It":[80],"estimates":[81],"more":[85],"accurately":[86],"at":[87],"minute":[89],"level.":[90],"From":[91],"result":[93],"experiment,":[95],"identify":[97],"that":[98],"there":[99],"great":[102],"gap":[103],"between":[107],"proposed":[112],"one.":[113]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}