{"id":"https://openalex.org/W2562285026","doi":"https://doi.org/10.1109/isocc.2016.7799770","title":"A MDLL-based multi-phase clock multiplier","display_name":"A MDLL-based multi-phase clock multiplier","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2562285026","doi":"https://doi.org/10.1109/isocc.2016.7799770","mag":"2562285026"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064381414","display_name":"Junsub Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I94588446","display_name":"Hongik University","ror":"https://ror.org/00egdv862","country_code":"KR","type":"education","lineage":["https://openalex.org/I94588446"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Junsub Yoon","raw_affiliation_strings":["Electronic and Electrical Eng., Hongik University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Electronic and Electrical Eng., Hongik University, Seoul, Korea","institution_ids":["https://openalex.org/I94588446"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101880257","display_name":"Jong\u2010Sun Kim","orcid":"https://orcid.org/0000-0002-9611-0268"},"institutions":[{"id":"https://openalex.org/I94588446","display_name":"Hongik University","ror":"https://ror.org/00egdv862","country_code":"KR","type":"education","lineage":["https://openalex.org/I94588446"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongsun Kim","raw_affiliation_strings":["Electronic and Electrical Eng., Hongik University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Electronic and Electrical Eng., Hongik University, Seoul, Korea","institution_ids":["https://openalex.org/I94588446"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064381414"],"corresponding_institution_ids":["https://openalex.org/I94588446"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14073668,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"247","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.8273322582244873},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7654529809951782},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6485576629638672},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4950779974460602},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42537349462509155},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41087424755096436},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39307668805122375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35342252254486084},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.19990676641464233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17320731282234192},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1690792441368103},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.15609347820281982},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12817198038101196}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.8273322582244873},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7654529809951782},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6485576629638672},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4950779974460602},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42537349462509155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41087424755096436},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39307668805122375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35342252254486084},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.19990676641464233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17320731282234192},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1690792441368103},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.15609347820281982},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12817198038101196},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2036919251","https://openalex.org/W2069131913","https://openalex.org/W2126492222","https://openalex.org/W2128446766","https://openalex.org/W2134899771"],"related_works":["https://openalex.org/W2384124522","https://openalex.org/W2035322460","https://openalex.org/W1574257586","https://openalex.org/W2370061661","https://openalex.org/W2097069023","https://openalex.org/W2102669059","https://openalex.org/W4386322366","https://openalex.org/W2002107209","https://openalex.org/W2205497670","https://openalex.org/W4285245015"],"abstract_inverted_index":{"A":[0],"multiplying":[1],"delay-locked":[2],"loop":[3],"(MDLL)-based":[4],"multi-phase":[5],"clock":[6,12,48],"multiplier":[7,13,49],"is":[8,50],"presented.":[9],"The":[10,46],"proposed":[11,47],"provides":[14],"8-phase":[15],"output":[16],"clocks":[17],"and":[18,40,58,79],"achieves":[19,71],"a":[20,53,84],"frequency":[21],"range":[22],"of":[23,31,63,76],"0.6-1.0":[24],"GHz":[25],"with":[26],"programmable":[27],"fractional":[28],"multiplication":[29],"ratios":[30],"N/M,":[32],"where":[33],"N":[34],"=":[35,42],"4,":[36],"5,":[37],"8,":[38],"10":[39],"M":[41],"1,":[43],"2,":[44],"3.":[45],"implemented":[51],"in":[52],"65":[54],"nm":[55],"CMOS":[56],"process":[57],"occupies":[59],"an":[60,72],"active":[61],"area":[62],"0.01":[64],"mm":[65],"<sup":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[68],".":[69],"It":[70],"effective":[73],"peak-to-peak":[74],"jitter":[75],"5":[77],"ps":[78],"dissipates":[80],"3.4":[81],"mW":[82],"from":[83],"1.0":[85],"V":[86],"supply":[87],"at":[88],"1":[89],"GHz.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}