{"id":"https://openalex.org/W2565825410","doi":"https://doi.org/10.1109/isocc.2016.7799755","title":"Single-flux-quantum cache memory architecture","display_name":"Single-flux-quantum cache memory architecture","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2565825410","doi":"https://doi.org/10.1109/isocc.2016.7799755","mag":"2565825410"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001304525","display_name":"Koki Ishida","orcid":"https://orcid.org/0000-0001-6908-2209"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koki Ishida","raw_affiliation_strings":["Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019744439","display_name":"Masamitsu Tanaka","orcid":"https://orcid.org/0000-0001-8577-3819"},"institutions":[{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masamitsu Tanaka","raw_affiliation_strings":["Department of Quantum Engineering, Nagoya University, Nagoya, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Quantum Engineering, Nagoya University, Nagoya, Japan","institution_ids":["https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067694674","display_name":"Takatsugu Ono","orcid":"https://orcid.org/0000-0003-2348-0249"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takatsugu Ono","raw_affiliation_strings":["Faculty of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087002387","display_name":"Koji Inoue","orcid":"https://orcid.org/0000-0003-3926-0646"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Inoue","raw_affiliation_strings":["Faculty of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10037","display_name":"Physics of Superconductivity and Magnetism","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.795785665512085},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7750229835510254},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6991487145423889},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6507259011268616},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5583594441413879},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5530977249145508},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5343256592750549},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4715832769870758},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46103930473327637},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.445309042930603},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.42723172903060913},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.41802510619163513},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.40060463547706604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3937344253063202},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32338324189186096},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16906625032424927}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.795785665512085},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7750229835510254},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6991487145423889},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6507259011268616},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5583594441413879},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5530977249145508},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5343256592750549},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4715832769870758},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46103930473327637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.445309042930603},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.42723172903060913},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.41802510619163513},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.40060463547706604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3937344253063202},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32338324189186096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16906625032424927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338115","display_name":"Advanced Low Carbon Technology Research and Development Program","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1981894534","https://openalex.org/W2002312591","https://openalex.org/W2047753212","https://openalex.org/W2085132052","https://openalex.org/W2087873353","https://openalex.org/W2119587409","https://openalex.org/W2134721985","https://openalex.org/W2339427061"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2114386333","https://openalex.org/W2535115842","https://openalex.org/W2126408955","https://openalex.org/W2396934146","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2734782074","https://openalex.org/W2539712666"],"abstract_inverted_index":{"Single-flux-quantum":[0],"(SFQ)":[1],"logic":[2],"is":[3],"promising":[4],"technology":[5],"to":[6,17,59,67],"realize":[7],"an":[8,30],"incredible":[9],"microprocessor":[10],"which":[11],"operates":[12],"over":[13],"100":[14],"GHz":[15],"due":[16],"its":[18],"ultra-fast-speed":[19],"and":[20,47],"ultra-low-power":[21],"natures.":[22],"Although":[23],"previous":[24],"work":[25],"has":[26,39],"demonstrated":[27],"prototype":[28],"of":[29,75],"SFQ":[31,34,56],"microprocessor,":[32],"the":[33,68,81],"based":[35],"L1":[36],"cache":[37,57,69,83],"memory":[38],"not":[40],"well":[41],"optimized:":[42],"a":[43,54],"large":[44],"access":[45,87],"latency":[46],"strictly":[48],"limited":[49],"scalability.":[50],"This":[51],"paper":[52],"proposes":[53],"novel":[55],"architecture":[58],"support":[60],"fast":[61,86],"accesses.":[62],"The":[63],"sub-arrayed":[64],"structure":[65],"applied":[66],"produces":[70],"better":[71],"scalability":[72],"in":[73],"terms":[74],"capacity.":[76],"Evaluation":[77],"results":[78],"show":[79],"that":[80],"proposed":[82],"achieves":[84],"1.8X":[85],"speed.":[88]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}