{"id":"https://openalex.org/W2565772552","doi":"https://doi.org/10.1109/isocc.2016.7799750","title":"A high-performance circuit design algorithm using data dependent approximation","display_name":"A high-performance circuit design algorithm using data dependent approximation","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2565772552","doi":"https://doi.org/10.1109/isocc.2016.7799750","mag":"2565772552"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002692556","display_name":"Kazushi Kawamura","orcid":"https://orcid.org/0000-0002-0795-2974"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazushi Kawamura","raw_affiliation_strings":["Dept. of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Dept. of Electronic and Physical Systems, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic and Physical Systems, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Dept. of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7895117998123169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7202819585800171},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6195269823074341},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5464999079704285},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5243975520133972},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4737699329853058},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4402600824832916},{"id":"https://openalex.org/keywords/approximation-error","display_name":"Approximation error","score":0.41357800364494324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10755777359008789},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07112225890159607},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06420788168907166}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7895117998123169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7202819585800171},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6195269823074341},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5464999079704285},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5243975520133972},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4737699329853058},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4402600824832916},{"id":"https://openalex.org/C122383733","wikidata":"https://www.wikidata.org/wiki/Q865920","display_name":"Approximation error","level":2,"score":0.41357800364494324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10755777359008789},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07112225890159607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06420788168907166},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1982780415","https://openalex.org/W1988290377","https://openalex.org/W2020217519","https://openalex.org/W2103551037","https://openalex.org/W2153848924","https://openalex.org/W4235991875","https://openalex.org/W6675612204","https://openalex.org/W6682747685"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1993041309","https://openalex.org/W4312888585","https://openalex.org/W2154925329"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,32,38,63],"high-performance":[4],"circuit":[5,33],"design":[6,65],"algorithm":[7,46],"using":[8],"input":[9],"data":[10],"dependent":[11],"approximation.":[12],"In":[13],"our":[14,45],"algorithm,":[15],"STEPCs":[16],"(Suspicious":[17],"Timing":[18],"Error":[19],"Prediction":[20],"Circuits)":[21],"are":[22],"utilized":[23],"for":[24],"identifying":[25],"the":[26,56],"paths":[27],"to":[28,53,62],"be":[29],"optimized":[30],"inside":[31],"efficiently.":[34],"Experimental":[35],"results":[36],"targeting":[37],"set":[39],"of":[40,59],"basic":[41],"adders":[42],"show":[43],"that":[44],"can":[47],"achieve":[48],"performance":[49],"increase":[50],"by":[51],"up":[52],"11.1%":[54],"within":[55],"error":[57],"rate":[58],"2.1%":[60],"compared":[61],"conventional":[64],"technique.":[66]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}