{"id":"https://openalex.org/W4253849784","doi":"https://doi.org/10.1109/isocc.2016.7799703","title":"A programmable \u0394\u03a3 SAR-ADC with charge shuttling technique","display_name":"A programmable \u0394\u03a3 SAR-ADC with charge shuttling technique","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W4253849784","doi":"https://doi.org/10.1109/isocc.2016.7799703"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2016.7799703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100541442","display_name":"Kohei Yamada","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kohei Yamada","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043852813","display_name":"Yosuke Toyama","orcid":"https://orcid.org/0000-0001-5600-7955"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yosuke Toyama","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014272633","display_name":"Hiroki Ishikuro","orcid":"https://orcid.org/0000-0002-9919-9923"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Ishikuro","raw_affiliation_strings":["Keio University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2962382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"62","issue":null,"first_page":"51","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7526204586029053},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7097078561782837},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6704146265983582},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6643408536911011},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6251784563064575},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.6025214195251465},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5915319919586182},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5626623034477234},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.510520339012146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.418615460395813},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39271408319473267},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34191739559173584},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31975167989730835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28284284472465515},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14247101545333862}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7526204586029053},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7097078561782837},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6704146265983582},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6643408536911011},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6251784563064575},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.6025214195251465},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5915319919586182},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5626623034477234},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.510520339012146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.418615460395813},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39271408319473267},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34191739559173584},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31975167989730835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28284284472465515},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14247101545333862}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2016.7799703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2016.7799703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1516140063","https://openalex.org/W2036861355","https://openalex.org/W2071087062","https://openalex.org/W2102190025","https://openalex.org/W2108619270","https://openalex.org/W2146140595","https://openalex.org/W6630722060"],"related_works":["https://openalex.org/W2157118673","https://openalex.org/W2016777110","https://openalex.org/W1624221390","https://openalex.org/W3023045184","https://openalex.org/W1491867692","https://openalex.org/W2097407725","https://openalex.org/W2151079496","https://openalex.org/W2913428688","https://openalex.org/W1976391040","https://openalex.org/W3097708393"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"ADC":[4,59],"with":[5],"programmability":[6],"between":[7],"SAR-only":[8],"mode":[9,18,89],"and":[10,47,53,75],"delta-sigma":[11],"(\u0394\u03a3)":[12],"assisted":[13,17,88],"mode.":[14],"The":[15,57,80],"\u0394\u03a3":[16,51,87],"brings":[19],"1st":[20],"order":[21],"noise":[22],"shaping":[23],"for":[24,41],"resolution":[25],"enhancement.":[26],"Proposed":[27],"charge":[28,37],"shuttling":[29],"technique":[30],"makes":[31],"it":[32],"possible":[33],"to":[34,84],"share":[35],"a":[36],"re-distribution":[38],"capacitor":[39,49],"array":[40],"DAC":[42],"in":[43,50,61],"SAR,":[44],"feedback":[45],"DAC,":[46],"integrator":[48],"loop":[52],"improve":[54],"the":[55,91],"accuracy.":[56],"prototype":[58],"fabricated":[60],"65-nm":[62],"CMOS":[63],"achieved":[64],"SNDR":[65,81],"of":[66,72,78],"44.35":[67],"dB":[68],"at":[69],"sampling":[70],"rate":[71],"32":[73],"MHz":[74],"power":[76],"consumption":[77],"0.55mW.":[79],"is":[82,94],"improved":[83],"62.9dB":[85],"by":[86],"when":[90],"signal":[92],"bandwidth":[93],"60":[95],"kHz.":[96]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}