{"id":"https://openalex.org/W2554849064","doi":"https://doi.org/10.1109/isocc.2012.6407127","title":"How to automate millions lines of top-level UVM testbench and handle huge register classes","display_name":"How to automate millions lines of top-level UVM testbench and handle huge register classes","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2554849064","doi":"https://doi.org/10.1109/isocc.2012.6407127","mag":"2554849064"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085468024","display_name":"Namdo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Namdo Kim","raw_affiliation_strings":["Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109093105","display_name":"Young-Nam Yun","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Nam Yun","raw_affiliation_strings":["Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013149893","display_name":"Young\u2010Rae Cho","orcid":"https://orcid.org/0000-0002-4645-2542"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Rae Cho","raw_affiliation_strings":["Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071997044","display_name":"Jay B. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jay B. Kim","raw_affiliation_strings":["Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020882732","display_name":"Byeong Min","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byeong Min","raw_affiliation_strings":["Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infrastructure Design Center, Samsung Electronics Co. Ltd., Yongin, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.5858,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71059058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"405","last_page":"407"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/maintainability","display_name":"Maintainability","score":0.8218309879302979},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.7728023529052734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7192313075065613},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6783329844474792},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5890726447105408},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5634809136390686},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.462520956993103},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4506141245365143},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.42081689834594727},{"id":"https://openalex.org/keywords/process-automation-system","display_name":"Process automation system","score":0.4143967926502228},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41156139969825745},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34550026059150696},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3334839344024658},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.30136483907699585},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.22748106718063354},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22584006190299988},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2238248884677887},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19815176725387573},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.1368086338043213},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.10472697019577026}],"concepts":[{"id":"https://openalex.org/C160713754","wikidata":"https://www.wikidata.org/wiki/Q1389965","display_name":"Maintainability","level":2,"score":0.8218309879302979},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.7728023529052734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7192313075065613},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6783329844474792},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5890726447105408},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5634809136390686},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.462520956993103},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4506141245365143},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.42081689834594727},{"id":"https://openalex.org/C21457203","wikidata":"https://www.wikidata.org/wiki/Q4056293","display_name":"Process automation system","level":3,"score":0.4143967926502228},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41156139969825745},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34550026059150696},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3334839344024658},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.30136483907699585},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.22748106718063354},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22584006190299988},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2238248884677887},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19815176725387573},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.1368086338043213},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.10472697019577026},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2129481193","https://openalex.org/W2301822014","https://openalex.org/W6697800800"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2354470518","https://openalex.org/W2392047570","https://openalex.org/W2929969821","https://openalex.org/W2118572231","https://openalex.org/W3155012083","https://openalex.org/W3036403349","https://openalex.org/W3037275537","https://openalex.org/W2807488133","https://openalex.org/W3165873118"],"abstract_inverted_index":{"Not":[0],"only":[1],"design":[2,11,60],"automation,":[3],"but":[4],"also":[5],"testbench":[6],"(TB)":[7],"automation":[8,17,75,106,109],"heavily":[9],"affects":[10],"period,":[12],"so":[13,48],"that":[14],"diverse":[15],"TB":[16,53,74,125],"solutions":[18],"have":[19],"been":[20,100],"developed":[21],"and":[22,40,96,114],"applied":[23],"to":[24,31],"the":[25,87,104,123],"verifications":[26],"ranging":[27],"from":[28],"IP":[29],"level":[30,82,116],"top-level.":[32],"Top-level":[33],"verification":[34],"environment":[35],"is":[36,54],"much":[37],"more":[38],"complex":[39],"big,":[41],"approximately":[42],"2M":[43,91],"lines":[44],"of":[45,51,67,86,90],"code":[46],"(LOC),":[47],"automatic":[49],"generation":[50],"top-level":[52],"an":[55,65,77],"inevitable":[56],"process":[57],"for":[58,126],"competitive":[59],"period.":[61],"This":[62],"paper":[63],"presents":[64],"experience":[66],"SV":[68],"(SystemVerilog)":[69],"UVM":[70],"(Universal":[71],"Verification":[72],"Methodology)":[73],"on":[76],"over":[78],"100M":[79],"gate":[80],"top":[81],"SoC":[83],"design.":[84],"Most":[85],"TB,":[88],"88%":[89],"LOC":[92],"except":[93],"test":[94],"scenarios":[95],"user":[97],"codes,":[98],"has":[99,111],"automatically":[101],"generated":[102],"by":[103],"proposed":[105],"solution.":[107],"The":[108],"solution":[110],"strong":[112],"flexibility":[113],"high":[115],"maintainability":[117],"upon":[118],"frequent":[119],"specification":[120],"changes.":[121],"Also,":[122],"configurable":[124],"various":[127],"DUTs":[128],"resulted":[129],"50%":[130],"simulation":[131],"performance":[132],"enhancement.":[133]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}