{"id":"https://openalex.org/W2550387748","doi":"https://doi.org/10.1109/isocc.2012.6407073","title":"Design of logic-compatible embedded DRAM using gain memory cell","display_name":"Design of logic-compatible embedded DRAM using gain memory cell","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2550387748","doi":"https://doi.org/10.1109/isocc.2012.6407073","mag":"2550387748"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078578054","display_name":"Weijie Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Weijie Cheng","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034392849","display_name":"Jeong-Wook Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeong-Wook Cho","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101557411","display_name":"Yeonbae Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yeonbae Chung","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078578054"],"corresponding_institution_ids":["https://openalex.org/I31419693"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76473228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"196","last_page":"199"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9611618518829346},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8776744604110718},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7908106446266174},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6133593320846558},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5725376605987549},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.5656591653823853},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5583900213241577},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5394294261932373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5142931342124939},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4821459949016571},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4604170620441437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45704489946365356},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.43017446994781494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40095964074134827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3805752694606781},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3673819899559021},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3134380578994751},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.27529197931289673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2278536856174469},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15511947870254517},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.12697303295135498}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9611618518829346},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8776744604110718},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7908106446266174},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6133593320846558},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5725376605987549},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5656591653823853},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5583900213241577},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5394294261932373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5142931342124939},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4821459949016571},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4604170620441437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45704489946365356},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.43017446994781494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40095964074134827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3805752694606781},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3673819899559021},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3134380578994751},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.27529197931289673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2278536856174469},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15511947870254517},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.12697303295135498}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7099999785423279,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1491237044","https://openalex.org/W1940446526","https://openalex.org/W1977443758","https://openalex.org/W2055900964","https://openalex.org/W2094660878","https://openalex.org/W2099570401","https://openalex.org/W2115602281","https://openalex.org/W2131434692","https://openalex.org/W2140797820","https://openalex.org/W2554859980","https://openalex.org/W6640883792"],"related_works":["https://openalex.org/W2543577874","https://openalex.org/W3134061447","https://openalex.org/W2534660380","https://openalex.org/W2181574781","https://openalex.org/W2737385822","https://openalex.org/W4364362257","https://openalex.org/W1481886322","https://openalex.org/W2066774071","https://openalex.org/W2019788969","https://openalex.org/W3006167447"],"abstract_inverted_index":{"In":[0],"this":[1,45],"work,":[2],"we":[3],"present":[4],"an":[5],"embedded":[6,131],"DRAM":[7],"utilizing":[8],"logic-compatible":[9,90],"2T":[10,82],"gain":[11,48],"cell.":[12,83],"The":[13,84],"memory":[14,85,132],"cells":[15],"are":[16],"composed":[17],"of":[18,35,128],"a":[19,27,89,115,119],"high-V":[20],"<inf":[21],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[22],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TH</inf>":[23],"write":[24,38,75],"NMOS":[25],"and":[26,40,55,61,72,97],"standard":[28],"read":[29,43,56,99],"NMOS.":[30],"Due":[31],"to":[32,79,103],"the":[33,64,80,126,129],"combination":[34],"low":[36],"off-leakage":[37],"device":[39],"high":[41],"mobility":[42],"device,":[44],"NMOS-based":[46],"hybrid":[47],"cell":[49,110],"provides":[50],"much":[51],"improved":[52],"data":[53],"retention":[54,71,77],"performance.":[57],"At":[58],"1.2":[59],"V":[60],"85":[62],"\u00b0C,":[63],"proposed":[65,130],"bit-cell":[66],"achieves":[67],"1.1\u00d7":[68],"longer":[69,74],"standby":[70],"4.4\u00d7":[73],"disturbance":[76],"compared":[78],"PMOS-only":[81],"arrays":[86],"operate":[87],"with":[88,100],"supply":[91],"voltage;":[92],"/CS":[93],"controlled":[94],"128-row":[95],"refresh;":[96],"nondestructive":[98],"speed":[101],"comparable":[102],"6T":[104],"SRAM":[105],"but":[106],"65":[107],"%":[108],"smaller":[109],"area.":[111],"Design":[112],"results":[113],"from":[114],"test":[116],"chip":[117],"in":[118],"130":[120],"nm":[121],"logic":[122],"CMOS":[123],"technology":[124],"exhibit":[125],"effectiveness":[127],"techniques.":[133]},"counts_by_year":[{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}