{"id":"https://openalex.org/W2551191201","doi":"https://doi.org/10.1109/isocc.2012.6407071","title":"Error Injection & Correction: An efficient formal logic restructuring algorithm","display_name":"Error Injection & Correction: An efficient formal logic restructuring algorithm","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2551191201","doi":"https://doi.org/10.1109/isocc.2012.6407071","mag":"2551191201"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113638160","display_name":"Ching-Yi Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Yi Huang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062563998","display_name":"Daw-Ming Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Daw-Ming Lee","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102069331","display_name":"Chun\u2010Chi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Chi Lin","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115602054","display_name":"Chun-Yao Wang","orcid":"https://orcid.org/0000-0002-4536-214X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yao Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113638160"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28161889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2005","issue":null,"first_page":"188","last_page":"191"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.7183080911636353},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6816351413726807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6164782047271729},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6004642844200134},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5698192119598389},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5346440672874451},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5108332633972168},{"id":"https://openalex.org/keywords/restructuring","display_name":"Restructuring","score":0.5088958740234375},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5035588145256042},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4719109833240509},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44854918122291565},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33468031883239746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32791754603385925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19140693545341492},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14778971672058105},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10234883427619934}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.7183080911636353},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6816351413726807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6164782047271729},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6004642844200134},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5698192119598389},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5346440672874451},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5108332633972168},{"id":"https://openalex.org/C45237549","wikidata":"https://www.wikidata.org/wiki/Q1376796","display_name":"Restructuring","level":2,"score":0.5088958740234375},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5035588145256042},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4719109833240509},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44854918122291565},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33468031883239746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32791754603385925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19140693545341492},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14778971672058105},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10234883427619934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W158788863","https://openalex.org/W1493746448","https://openalex.org/W1566041312","https://openalex.org/W1597789336","https://openalex.org/W1783582684","https://openalex.org/W1965728731","https://openalex.org/W1983336721","https://openalex.org/W2006414349","https://openalex.org/W2009499420","https://openalex.org/W2028027538","https://openalex.org/W2057339729","https://openalex.org/W2060407451","https://openalex.org/W2078488000","https://openalex.org/W2080530976","https://openalex.org/W2095698047","https://openalex.org/W2096554094","https://openalex.org/W2098750649","https://openalex.org/W2100465945","https://openalex.org/W2112770269","https://openalex.org/W2115602281","https://openalex.org/W2117507902","https://openalex.org/W2121772494","https://openalex.org/W2121822617","https://openalex.org/W2123330203","https://openalex.org/W2127735256","https://openalex.org/W2133559461","https://openalex.org/W2152641842","https://openalex.org/W2153805656","https://openalex.org/W2159329697","https://openalex.org/W2163558178","https://openalex.org/W2163635134","https://openalex.org/W2164897963","https://openalex.org/W2165915174","https://openalex.org/W2168242454","https://openalex.org/W2168663941","https://openalex.org/W2169938611","https://openalex.org/W2554859980","https://openalex.org/W3143290261","https://openalex.org/W3147676363","https://openalex.org/W3151473321","https://openalex.org/W4232376560","https://openalex.org/W4247317103","https://openalex.org/W4249404037","https://openalex.org/W4255371118","https://openalex.org/W6629598496","https://openalex.org/W6635955792","https://openalex.org/W6670857703","https://openalex.org/W6674899214","https://openalex.org/W6677921231","https://openalex.org/W6682225137","https://openalex.org/W6684184861"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W1966764473","https://openalex.org/W1488117239","https://openalex.org/W2386022279","https://openalex.org/W2152533674","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W659242671","https://openalex.org/W2356140560","https://openalex.org/W2051956260"],"abstract_inverted_index":{"Redundancy":[0],"Addition":[1],"and":[2,5,19,91],"Removal":[3],"(RAR)":[4],"ATPG/Diagnosis-based":[6],"Design":[7],"Rewiring":[8],"(ADDR)":[9],"are":[10],"both":[11],"logic":[12,22,88,94,127],"restructuring":[13,48],"techniques":[14],"used":[15],"in":[16,38],"the":[17,69,73,82,99,106,123],"synthesis":[18],"optimization":[20,95,128],"of":[21,72,108],"designs.":[23],"However,":[24],"not":[25],"every":[26],"irredundant":[27],"target":[28],"wire":[29,74],"can":[30,112],"be":[31,113],"successfully":[32],"removed":[33],"due":[34],"to":[35,84,97],"some":[36],"limitations":[37],"these":[39],"two":[40],"approaches.":[41],"Therefore,":[42],"this":[43,117],"paper":[44],"proposes":[45],"an":[46],"efficient":[47],"technique,":[49],"Error":[50],"Injection":[51],"&":[52],"Correction":[53],"(EIC),":[54],"which":[55],"formally":[56],"constructs":[57],"a":[58,87],"corresponding":[59],"rectification":[60],"network":[61],"at":[62],"feasible":[63],"locations":[64],"without":[65],"verification":[66],"efforts":[67],"for":[68],"injected":[70],"errors":[71],"removal,":[75],"addition,":[76],"or":[77],"gate":[78],"replacement.":[79],"We":[80],"use":[81],"EIC":[83,118],"serve":[85],"as":[86,120],"perturbation":[89],"engine":[90],"combine":[92],"other":[93],"engines":[96],"optimize":[98],"circuit.":[100],"The":[101],"experimental":[102],"results":[103],"show":[104],"that":[105],"size":[107],"highly":[109],"optimized":[110],"circuits":[111],"further":[114],"reduced":[115],"with":[116,122],"technique":[119],"compared":[121],"configuration":[124],"using":[125],"only":[126],"engines.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}