{"id":"https://openalex.org/W1968563851","doi":"https://doi.org/10.1109/isocc.2012.6407067","title":"Design of H.264 video encoder with C to RTL design tool","display_name":"Design of H.264 video encoder with C to RTL design tool","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W1968563851","doi":"https://doi.org/10.1109/isocc.2012.6407067","mag":"1968563851"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103696231","display_name":"Sang\u2010Chul Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131320","display_name":"LG (South Korea)","ror":"https://ror.org/03ddh2c27","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210131320"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sangchul Kim","raw_affiliation_strings":["LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]},{"raw_affiliation_string":"SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109599092","display_name":"Hyunjin Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131320","display_name":"LG (South Korea)","ror":"https://ror.org/03ddh2c27","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210131320"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunjin Kim","raw_affiliation_strings":["LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]},{"raw_affiliation_string":"SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012879689","display_name":"T. Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131320","display_name":"LG (South Korea)","ror":"https://ror.org/03ddh2c27","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210131320"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeil Chung","raw_affiliation_strings":["LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]},{"raw_affiliation_string":"SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052946035","display_name":"Jin\u2010Gyeong Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131320","display_name":"LG (South Korea)","ror":"https://ror.org/03ddh2c27","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210131320"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Gyeong Kim","raw_affiliation_strings":["LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"LG Electronics Inc., SIC R&D Laboratory, Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]},{"raw_affiliation_string":"SIC R&D Laboratory, LG Electronics Inc., Seoul, Korea","institution_ids":["https://openalex.org/I4210131320"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103696231"],"corresponding_institution_ids":["https://openalex.org/I4210131320"],"apc_list":null,"apc_paid":null,"fwci":1.1602,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76625445,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.8621776103973389},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.745291531085968},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.672164797782898},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5867120027542114},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5352301001548767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5023791790008545},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4825717508792877},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4564507007598877},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44732049107551575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4334624111652374},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4183151423931122},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23019957542419434},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20493125915527344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09975171089172363},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09819740056991577},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06597653031349182}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.8621776103973389},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.745291531085968},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.672164797782898},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5867120027542114},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5352301001548767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5023791790008545},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4825717508792877},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4564507007598877},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44732049107551575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4334624111652374},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4183151423931122},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23019957542419434},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20493125915527344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09975171089172363},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09819740056991577},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06597653031349182},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2053649130","https://openalex.org/W2079942837","https://openalex.org/W2083295377","https://openalex.org/W2117549343","https://openalex.org/W2126391699","https://openalex.org/W2253587711"],"related_works":["https://openalex.org/W1490270176","https://openalex.org/W2210370345","https://openalex.org/W2118796996","https://openalex.org/W2121364018","https://openalex.org/W2151657833","https://openalex.org/W4235353373","https://openalex.org/W1502098592","https://openalex.org/W2074890988","https://openalex.org/W2072910550","https://openalex.org/W2000449247"],"abstract_inverted_index":{"In":[0],"this,":[1],"we":[2],"present":[3,60],"a":[4,38,41],"design":[5,10,25,28,44,49,57,69],"methodology":[6,26,45,50],"to":[7,27,73],"use":[8],"C-to-RTL":[9,48],"tool":[11],"for":[12,31,80],"H.264":[13,32,62,90],"video":[14,33,63,94],"encoder":[15,34,64,95],"hardware":[16],"design.":[17],"We":[18,36,59,87],"applied":[19],"the":[20,47],"HLS":[21,68],"(High":[22],"Level":[23],"Synthesis)":[24],"function":[29],"blocks":[30],"IP.":[35],"give":[37],"comparison":[39],"of":[40,53],"conventional":[42],"RTL":[43,85],"and":[46,56,71,84,92,97],"in":[51,99],"aspect":[52],"human":[54],"resources":[55],"time.":[58],"how":[61,72],"is":[65],"designed":[66],"using":[67],"flow":[70],"improve":[74],"verification":[75],"method":[76],"by":[77],"reusing":[78],"testbench":[79],"C":[81],"level":[82],"simulation":[83],"simulation.":[86],"could":[88],"develop":[89],"SD":[91],"HD":[93],"IP":[96],"embedded":[98],"DTV":[100],"SoC":[101],"successfully.":[102]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}