{"id":"https://openalex.org/W2550198774","doi":"https://doi.org/10.1109/isocc.2012.6407063","title":"Dynamically changeable secure scan architecture against scan-based side channel attack","display_name":"Dynamically changeable secure scan architecture against scan-based side channel attack","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2550198774","doi":"https://doi.org/10.1109/isocc.2012.6407063","mag":"2550198774"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002628606","display_name":"Yuta Atobe","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Atobe","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056061175","display_name":"Youhua Shi","orcid":"https://orcid.org/0000-0002-1473-9776"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Youhua Shi","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.9555217027664185},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.8207974433898926},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8187524080276489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048361301422119},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6278036832809448},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5750059485435486},{"id":"https://openalex.org/keywords/information-leakage","display_name":"Information leakage","score":0.5642518401145935},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5108175277709961},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.510639488697052},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47058406472206116},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44032660126686096},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.29020726680755615},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1942538619041443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17276552319526672},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.17266252636909485}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.9555217027664185},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.8207974433898926},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8187524080276489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048361301422119},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6278036832809448},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5750059485435486},{"id":"https://openalex.org/C2779201187","wikidata":"https://www.wikidata.org/wiki/Q2775060","display_name":"Information leakage","level":2,"score":0.5642518401145935},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5108175277709961},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.510639488697052},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47058406472206116},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44032660126686096},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.29020726680755615},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1942538619041443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17276552319526672},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.17266252636909485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1992008051","https://openalex.org/W2023450006","https://openalex.org/W2054999246","https://openalex.org/W2062658790","https://openalex.org/W2068598243","https://openalex.org/W2083295377","https://openalex.org/W2126391699","https://openalex.org/W2141624968","https://openalex.org/W2156692142","https://openalex.org/W6666443212"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2117171289","https://openalex.org/W1852363244","https://openalex.org/W2127184179","https://openalex.org/W2150046587","https://openalex.org/W1501621551","https://openalex.org/W2354946480","https://openalex.org/W2164349885","https://openalex.org/W4248272744","https://openalex.org/W2010452589"],"abstract_inverted_index":{"Scan":[0],"test":[1,31],"which":[2,50,67],"is":[3,12,72,79,112],"one":[4],"of":[5,27,44,54,107,117],"the":[6,24,28,84,90,101,105,115,118],"useful":[7],"design":[8],"for":[9,14,47],"testability":[10,71,106],"techniques":[11],"effective":[13],"LSIs":[15],"including":[16],"cryptographic":[17,55],"circuit.":[18],"It":[19],"can":[20],"observe":[21],"and":[22,114],"control":[23],"internal":[25],"states":[26],"circuit":[29,110],"under":[30],"by":[32,82,96],"using":[33,97],"scan":[34,37,62,77,91],"chain.":[35,92],"However,":[36],"chain":[38],"presents":[39],"a":[40,60],"significant":[41],"security":[42],"risk":[43],"information":[45],"leakage":[46],"scan-based":[48,65],"attacks":[49],"retrieves":[51],"secret":[52,102],"keys":[53],"LSIs.":[56],"In":[57,74],"this":[58],"paper,":[59],"secure":[61],"architecture":[63],"against":[64],"attack":[66],"still":[68],"has":[69],"high":[70],"proposed.":[73],"our":[75],"method,":[76,99],"data":[78],"dynamically":[80],"changed":[81],"adding":[83],"latch":[85],"to":[86],"any":[87],"FFs":[88],"in":[89],"We":[93],"show":[94],"that":[95],"proposed":[98,119],"neither":[100],"key":[103],"nor":[104],"an":[108],"RSA":[109],"implementation":[111],"compromised,":[113],"effectiveness":[116],"method.":[120]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-17T09:13:05.818461","created_date":"2025-10-10T00:00:00"}