{"id":"https://openalex.org/W2047108422","doi":"https://doi.org/10.1109/isocc.2012.6407058","title":"Energy-efficient high-level synthesis for HDR architectures with clock gating","display_name":"Energy-efficient high-level synthesis for HDR architectures with clock gating","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2047108422","doi":"https://doi.org/10.1109/isocc.2012.6407058","mag":"2047108422"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6407058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023436935","display_name":"Hiroyuki Akasaka","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroyuki Akasaka","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University","Dept. of Computer Science and Engineering, Waseda Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Waseda Univ., Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University","Dept. of Computer Science and Engineering, Waseda Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Waseda Univ., Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University","Dept. of Computer Science and Engineering, Waseda Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Waseda Univ., Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.5858,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67387176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7106221914291382},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6674574613571167},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.56852787733078},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5368720889091492},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4377150535583496},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.42925482988357544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35285744071006775},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3527919054031372},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1578761339187622},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11495661735534668},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11202016472816467},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10820835828781128},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08978796005249023},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08106875419616699},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.08006680011749268},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07673361897468567}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7106221914291382},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6674574613571167},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.56852787733078},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5368720889091492},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4377150535583496},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.42925482988357544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35285744071006775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3527919054031372},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1578761339187622},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11495661735534668},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11202016472816467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10820835828781128},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08978796005249023},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08106875419616699},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.08006680011749268},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07673361897468567},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6407058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6407058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1973499252","https://openalex.org/W1988244207","https://openalex.org/W2011411727","https://openalex.org/W2012519712","https://openalex.org/W2037224163","https://openalex.org/W2110134128","https://openalex.org/W2141642162","https://openalex.org/W2158566102","https://openalex.org/W2556814639","https://openalex.org/W2561056591"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2259094912","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532","https://openalex.org/W2113774150"],"abstract_inverted_index":{"With":[0],"the":[1,18,21,32,35,58,89,94,118,141,144,152,160,166,176,199],"miniaturization":[2],"of":[3,37,96,143,165,195],"LSIs":[4],"and":[5,26,61,75,107],"its":[6,76],"increasing":[7],"performance,":[8],"demand":[9],"for":[10,23],"high-functional":[11],"portable":[12],"devices":[13],"has":[14,45],"grown":[15],"significantly.":[16],"At":[17],"same":[19,177],"time,":[20],"problems":[22],"battery":[24],"runtime":[25],"device":[27,50],"overheating":[28],"have":[29,55,82,172],"occurred.":[30],"On":[31],"other":[33],"hand,":[34],"ratio":[36],"an":[38,72,99],"interconnection":[39,59,90],"delay":[40,44,60],"to":[41,47,56,155],"a":[42,67,126,193],"gate":[43],"continued":[46],"increase":[48],"as":[49],"feature":[51],"size":[52],"decreases.":[53],"We":[54],"estimate":[57,88],"reduce":[62],"energy":[63,190],"consumption":[64,191],"even":[65],"in":[66],"high-level":[68,79,127],"synthesis":[69,80,111,128],"stage.":[70],"Recently,":[71],"HDR":[73,132],"architecture":[74],"associated":[77],"power-optimized":[78,109],"algorithm":[81,129,188],"been":[83],"proposed":[84,187],"which":[85,148,171],"can":[86,150],"effectively":[87],"delays":[91],"by":[92,192],"introducing":[93],"idea":[95],"\u201chuddles\u201d":[97],"into":[98,116],"LSI":[100,110],"chip.":[101],"It":[102],"utilize":[103],"multiple":[104],"supply":[105],"voltages":[106],"achieves":[108],"but":[112],"does":[113],"not":[114],"take":[115],"account":[117],"clock":[119,135,153,178],"gatings.":[120,136],"In":[121],"this":[122],"paper,":[123],"we":[124,138,149,158],"propose":[125],"based":[130],"on":[131,140],"architectures":[133],"utilizing":[134],"Firstly":[137],"focus":[139],"number":[142],"control":[145],"steps":[146],"at":[147],"apply":[151],"gating":[154,179],"registers.":[156],"Secondly,":[157],"synthesize":[159],"huddles":[161,168],"such":[162],"that":[163,185],"each":[164],"synthesized":[167],"includes":[169],"registers":[170],"similar":[173],"or":[174],"exactly":[175],"timings.":[180],"The":[181],"experimental":[182],"results":[183],"show":[184],"our":[186],"reduces":[189],"maximum":[194],"14.9%":[196],"compared":[197],"with":[198],"conventional":[200],"algorithm.":[201]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}