{"id":"https://openalex.org/W2171522225","doi":"https://doi.org/10.1109/isocc.2012.6406916","title":"Multi-core architecture for video decoding","display_name":"Multi-core architecture for video decoding","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2171522225","doi":"https://doi.org/10.1109/isocc.2012.6406916","mag":"2171522225"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6406916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6406916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100767174","display_name":"Jaejin Lee","orcid":"https://orcid.org/0000-0001-7179-6446"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Jin Lee","raw_affiliation_strings":["Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077638735","display_name":"Kyungjin Byun","orcid":"https://orcid.org/0000-0002-5605-8004"},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"KyungJin Byun","raw_affiliation_strings":["Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085894901","display_name":"Nak-Woong Eum","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"NakWoong Eum","raw_affiliation_strings":["Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia Processor Research Team, Electronics and Telecommunications Research Institute, Daejeon, Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I142401562"],"apc_list":null,"apc_paid":null,"fwci":0.7432,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76205828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"20","issue":null,"first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12720","display_name":"Multimedia Communication and Technology","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/3312","display_name":"Sociology and Political Science"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8566187024116516},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.8165813684463501},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7823927402496338},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7256970405578613},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5625072121620178},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.5211922526359558},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5065935850143433},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5047575235366821},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.48097360134124756},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.45256829261779785},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.440713495016098},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36233505606651306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33834308385849},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2759862542152405},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16373303532600403},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09852293133735657}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8566187024116516},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8165813684463501},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7823927402496338},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7256970405578613},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5625072121620178},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.5211922526359558},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5065935850143433},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5047575235366821},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.48097360134124756},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.45256829261779785},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.440713495016098},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36233505606651306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33834308385849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2759862542152405},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16373303532600403},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09852293133735657},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6406916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6406916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W2081344774","https://openalex.org/W2097256510","https://openalex.org/W2111327725","https://openalex.org/W2138362897","https://openalex.org/W2143843680","https://openalex.org/W2145905710","https://openalex.org/W2161000806","https://openalex.org/W2169123272","https://openalex.org/W4229897592"],"related_works":["https://openalex.org/W2115688358","https://openalex.org/W1503212777","https://openalex.org/W2072728786","https://openalex.org/W2146636354","https://openalex.org/W2066454338","https://openalex.org/W1992352827","https://openalex.org/W2751061704","https://openalex.org/W2322069226","https://openalex.org/W1776899986","https://openalex.org/W1996854687"],"abstract_inverted_index":{"Multiple":[0],"international":[1],"video":[2,27,47,86],"standards":[3],"in":[4],"the":[5,36,57],"market":[6],"have":[7],"been":[8],"developed":[9],"successfully":[10],"for":[11,25,46,54,81],"many":[12],"commercial":[13],"products.":[14],"This":[15],"paper":[16],"proposes":[17],"a":[18],"new":[19],"multimedia":[20,31,77],"core":[21,32],"and":[22,43,67,93],"multi-core":[23,72],"architecture":[24,42,59,73],"multi-standard":[26],"decoding.":[28,48],"The":[29,71],"proposed":[30,58],"is":[33,52,64,79],"based":[34],"on":[35],"6-stage":[37],"pipelined":[38],"dual":[39],"issue":[40],"VLIW+SIMD":[41],"efficient":[44,80],"instructions":[45],"SMIC":[49],"130nm":[50],"process":[51],"used":[53],"implementation":[55],"of":[56,75,84],"whose":[60],"approximate":[61],"gate":[62],"count":[63],"about":[65],"130K":[66],"runs":[68],"at":[69],"125MHz.":[70],"consisting":[74],"eight":[76],"cores":[78],"parallel":[82],"decoding":[83],"various":[85],"compression":[87],"formats":[88],"including":[89],"MPEG-2,":[90],"MPEG-4,":[91],"AVS":[92],"H.264/AVC.":[94]},"counts_by_year":[{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}