{"id":"https://openalex.org/W2554253794","doi":"https://doi.org/10.1109/isocc.2012.6406914","title":"A novel charge recovery logic structure with complementary pass-transistor network","display_name":"A novel charge recovery logic structure with complementary pass-transistor network","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2554253794","doi":"https://doi.org/10.1109/isocc.2012.6406914","mag":"2554253794"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2012.6406914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6406914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036610839","display_name":"Jingyang Li","orcid":"https://orcid.org/0000-0002-1857-3814"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jingyang Li","raw_affiliation_strings":["Graduate School of Information Production and Systems, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Production and Systems, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100744381","display_name":"Yimeng Zhang","orcid":"https://orcid.org/0000-0002-7342-1012"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yimeng Zhang","raw_affiliation_strings":["Graduate School of Information Production and Systems, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Production and Systems, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111951982","display_name":"Tsutomu Yoshihara","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tsutomu Yoshihara","raw_affiliation_strings":["Graduate School of Information Production and Systems, Waseda University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Production and Systems, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2005","issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.8731777667999268},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7912769317626953},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7131835222244263},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6566810607910156},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6422519087791443},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6419963836669922},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5870891213417053},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5637394189834595},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5065516233444214},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.49258166551589966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4920915961265564},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.48628008365631104},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4823879301548004},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4647841453552246},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45473769307136536},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4434340298175812},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4098552465438843},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.307489812374115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.295881986618042},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26442253589630127},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.06779396533966064}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.8731777667999268},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7912769317626953},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7131835222244263},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6566810607910156},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6422519087791443},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6419963836669922},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5870891213417053},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5637394189834595},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5065516233444214},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.49258166551589966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4920915961265564},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.48628008365631104},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4823879301548004},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4647841453552246},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45473769307136536},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4434340298175812},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4098552465438843},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.307489812374115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.295881986618042},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26442253589630127},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.06779396533966064}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2012.6406914","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2012.6406914","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International SoC Design Conference (ISOCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1486502839","https://openalex.org/W1566916904","https://openalex.org/W2028364018","https://openalex.org/W2078755136","https://openalex.org/W2081344774","https://openalex.org/W2097862426","https://openalex.org/W2106659921","https://openalex.org/W2122984966","https://openalex.org/W2133687711","https://openalex.org/W2141849037","https://openalex.org/W2171522225","https://openalex.org/W2542696870","https://openalex.org/W3149594052","https://openalex.org/W6629173531","https://openalex.org/W6679863443","https://openalex.org/W6729199429"],"related_works":["https://openalex.org/W2010002411","https://openalex.org/W2017528947","https://openalex.org/W2096007426","https://openalex.org/W2114869156","https://openalex.org/W1594756605","https://openalex.org/W2055696912","https://openalex.org/W4231710159","https://openalex.org/W2350960814","https://openalex.org/W2108396794","https://openalex.org/W1593138522"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,86],"new":[4],"charge":[5,19],"recovery":[6,20],"logic":[7,21],"structure":[8,22],"called":[9],"Complementary":[10,54],"Pass-transistor":[11,55],"Boost":[12],"Logic":[13,57],"(CPBL).":[14],"CPBL":[15,72],"is":[16,45],"low-power":[18],"powered":[23],"by":[24],"2-phase":[25],"non-overlap":[26],"alternating":[27],"power":[28,34,77],"clocks":[29],"and":[30,59,92],"requires":[31],"no":[32],"DC":[33],"supply.":[35],"To":[36],"demonstrate":[37],"the":[38,49,60,81],"energy":[39,50,96],"efficiency":[40],"of":[41],"CPBL,":[42,53],"4-bit":[43],"counter":[44],"designed":[46],"to":[47,90,99],"show":[48],"comparison":[51],"among":[52],"Adiabatic":[56],"(CPAL)":[58],"conventional":[61],"static":[62,82],"CMOS":[63,83],"with":[64,80,97],"0.18\u03bcm":[65],"process.":[66],"The":[67],"simulation":[68],"results":[69],"indicate":[70],"that":[71],"implementation":[73],"reduces":[74],"about":[75,94],"65%":[76],"dissipation":[78],"compared":[79],"counterpart":[84],"in":[85],"range":[87],"from":[88],"50MHz":[89],"500MHz":[91],"dissipates":[93],"40%":[95],"respect":[98],"CPAL":[100],"at":[101],"200MHz.":[102]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}