{"id":"https://openalex.org/W2103645363","doi":"https://doi.org/10.1109/isocc.2011.6138773","title":"Performance-effective compaction of standard cell library for edge-triggered latches utilizing 0.5 micron technology","display_name":"Performance-effective compaction of standard cell library for edge-triggered latches utilizing 0.5 micron technology","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2103645363","doi":"https://doi.org/10.1109/isocc.2011.6138773","mag":"2103645363"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2011.6138773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052978189","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0002-4783-960X"},"institutions":[{"id":"https://openalex.org/I146655781","display_name":"University of Liverpool","ror":"https://ror.org/04xs57h96","country_code":"GB","type":"education","lineage":["https://openalex.org/I146655781"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chun Zhao","raw_affiliation_strings":["Department of EEE, University of Liverpool, Liverpool, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, United Kingdom","institution_ids":["https://openalex.org/I146655781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029314099","display_name":"Weitao Pan","orcid":"https://orcid.org/0000-0002-6388-5008"},"institutions":[{"id":"https://openalex.org/I69356397","display_name":"Xi\u2019an Jiaotong-Liverpool University","ror":"https://ror.org/03zmrmn05","country_code":"CN","type":"education","lineage":["https://openalex.org/I69356397"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"W. Pan","raw_affiliation_strings":["Department of EEE, Xi'an Jiaotong - Liverpool University, Suzhou, China","Department of EEE, Xi\u2019an Jiaotong-Liverpool University, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, Xi'an Jiaotong - Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]},{"raw_affiliation_string":"Department of EEE, Xi\u2019an Jiaotong-Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052978189","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0002-4783-960X"},"institutions":[{"id":"https://openalex.org/I146655781","display_name":"University of Liverpool","ror":"https://ror.org/04xs57h96","country_code":"GB","type":"education","lineage":["https://openalex.org/I146655781"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C. Z. Zhao","raw_affiliation_strings":["Department of EEE, University of Liverpool, Liverpool, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, United Kingdom","institution_ids":["https://openalex.org/I146655781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075116069","display_name":"Ka Lok Man","orcid":"https://orcid.org/0000-0002-5787-4716"},"institutions":[{"id":"https://openalex.org/I69356397","display_name":"Xi\u2019an Jiaotong-Liverpool University","ror":"https://ror.org/03zmrmn05","country_code":"CN","type":"education","lineage":["https://openalex.org/I69356397"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"K. L. Man","raw_affiliation_strings":["Department of CS, Xi'an Jiaotong - Liverpool University, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CS, Xi'an Jiaotong - Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048562216","display_name":"J. Choi","orcid":"https://orcid.org/0009-0008-8949-8680"},"institutions":[{"id":"https://openalex.org/I124633538","display_name":"University of Seoul","ror":"https://ror.org/05en5nh73","country_code":"KR","type":"education","lineage":["https://openalex.org/I124633538"]},{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J. Choi","raw_affiliation_strings":["University of Seoul, Korea","[University of Seoul, Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Seoul, Korea","institution_ids":["https://openalex.org/I124633538"]},{"raw_affiliation_string":"[University of Seoul, Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055158787","display_name":"J. Morris Chang","orcid":"https://orcid.org/0000-0002-0660-7191"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Chang","raw_affiliation_strings":["Texas Instruments, United States","Texas Instruments (United States)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, United States","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments (United States)","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"313","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8894466757774353},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.8573791980743408},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.620478093624115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5932618379592896},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5447245240211487},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5439791679382324},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4695832133293152},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4670746624469757},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4365781843662262},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42974159121513367},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4113664925098419},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27260851860046387},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24093449115753174},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21491739153862},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11235323548316956}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8894466757774353},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.8573791980743408},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.620478093624115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5932618379592896},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5447245240211487},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5439791679382324},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4695832133293152},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4670746624469757},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4365781843662262},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42974159121513367},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4113664925098419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27260851860046387},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24093449115753174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21491739153862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11235323548316956},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2011.6138773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1889837674","https://openalex.org/W2096860328","https://openalex.org/W2102038617","https://openalex.org/W2112193141","https://openalex.org/W2137659275","https://openalex.org/W2143315229","https://openalex.org/W2147659805","https://openalex.org/W2557010251","https://openalex.org/W6681987387"],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W2118321428","https://openalex.org/W2045408571","https://openalex.org/W2019084430","https://openalex.org/W2799803723","https://openalex.org/W2808428854"],"abstract_inverted_index":{"Very-Large-Scale":[0],"Integration":[1],"(VLSI)":[2],"is":[3,13],"the":[4,11,19,26,47,63,76],"process":[5,12],"of":[6,21,50,75],"establishing":[7,56],"integrated":[8],"circuits.":[9],"Although":[10],"getting":[14],"more":[15,17],"and":[16,29,36,68,72],"complex,":[18],"development":[20],"VLSI":[22],"has":[23,39],"effectively":[24],"increased":[25],"design":[27],"capability":[28],"system":[30],"performance.":[31],"Power":[32],"dissipation":[33],"for":[34,44],"large":[35],"complex":[37],"circuits":[38],"always":[40],"been":[41],"a":[42,57],"concern":[43],"engineers":[45],"on":[46],"leading":[48],"edge":[49],"technology.":[51],"This":[52],"paper":[53],"aims":[54],"at":[55],"new":[58,77],"standard":[59,78],"cell":[60,79],"library.":[61],"Moreover,":[62],"most":[64],"relevant":[65],"definitions,":[66],"classifications":[67],"details":[69],"(including":[70],"power":[71],"performance":[73],"optimization)":[74],"library":[80],"are":[81],"presented":[82],"in":[83],"this":[84],"paper.":[85]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}