{"id":"https://openalex.org/W2072589793","doi":"https://doi.org/10.1109/isocc.2011.6138771","title":"Standard cell library establishment and simulation for scan D flip-flops based on 0.5 micron CMOS mixed-signal process","display_name":"Standard cell library establishment and simulation for scan D flip-flops based on 0.5 micron CMOS mixed-signal process","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2072589793","doi":"https://doi.org/10.1109/isocc.2011.6138771","mag":"2072589793"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2011.6138771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052978189","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0002-4783-960X"},"institutions":[{"id":"https://openalex.org/I146655781","display_name":"University of Liverpool","ror":"https://ror.org/04xs57h96","country_code":"GB","type":"education","lineage":["https://openalex.org/I146655781"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Chun Zhao","raw_affiliation_strings":["Department of EEE, University of Liverpool, Liverpool, United Kingdom","Department of EEE, University of Liverpool, Liverpool, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, United Kingdom","institution_ids":["https://openalex.org/I146655781"]},{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, UK","institution_ids":["https://openalex.org/I146655781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078092815","display_name":"W. Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I69356397","display_name":"Xi\u2019an Jiaotong-Liverpool University","ror":"https://ror.org/03zmrmn05","country_code":"CN","type":"education","lineage":["https://openalex.org/I69356397"]},{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"W. Zhang","raw_affiliation_strings":["Department of EEE, Xi'an Jiaotong - Liverpool University, Suzhou, China","Department of EEE, Xian Jiaotong-University of Liverpool, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, Xi'an Jiaotong - Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]},{"raw_affiliation_string":"Department of EEE, Xian Jiaotong-University of Liverpool, Suzhou, China","institution_ids":["https://openalex.org/I69356397","https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052978189","display_name":"Chun Zhao","orcid":"https://orcid.org/0000-0002-4783-960X"},"institutions":[{"id":"https://openalex.org/I146655781","display_name":"University of Liverpool","ror":"https://ror.org/04xs57h96","country_code":"GB","type":"education","lineage":["https://openalex.org/I146655781"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C. Z. Zhao","raw_affiliation_strings":["Department of EEE, University of Liverpool, Liverpool, United Kingdom","Department of EEE, University of Liverpool, Liverpool, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, United Kingdom","institution_ids":["https://openalex.org/I146655781"]},{"raw_affiliation_string":"Department of EEE, University of Liverpool, Liverpool, UK","institution_ids":["https://openalex.org/I146655781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075116069","display_name":"Ka Lok Man","orcid":"https://orcid.org/0000-0002-5787-4716"},"institutions":[{"id":"https://openalex.org/I69356397","display_name":"Xi\u2019an Jiaotong-Liverpool University","ror":"https://ror.org/03zmrmn05","country_code":"CN","type":"education","lineage":["https://openalex.org/I69356397"]},{"id":"https://openalex.org/I89440247","display_name":"Myongji University","ror":"https://ror.org/00s9dpb54","country_code":"KR","type":"education","lineage":["https://openalex.org/I89440247"]}],"countries":["CN","KR"],"is_corresponding":false,"raw_author_name":"K. L. Man","raw_affiliation_strings":["Department of CS, Xi'an Jiaotong - Liverpool University, Suzhou, China","Myongji University, South Korea","Department of CS, Xi'an Jiaotong-Liverpool University, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CS, Xi'an Jiaotong - Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]},{"raw_affiliation_string":"Myongji University, South Korea","institution_ids":["https://openalex.org/I89440247"]},{"raw_affiliation_string":"Department of CS, Xi'an Jiaotong-Liverpool University, Suzhou, China","institution_ids":["https://openalex.org/I69356397"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046293721","display_name":"Taeyang Jeong","orcid":"https://orcid.org/0009-0004-6442-7836"},"institutions":[{"id":"https://openalex.org/I89440247","display_name":"Myongji University","ror":"https://ror.org/00s9dpb54","country_code":"KR","type":"education","lineage":["https://openalex.org/I89440247"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"T. T. Jeong","raw_affiliation_strings":["Myongji University, Korea","Myongji University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Myongji University, Korea","institution_ids":["https://openalex.org/I89440247"]},{"raw_affiliation_string":"Myongji University, South Korea","institution_ids":["https://openalex.org/I89440247"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110297657","display_name":"J. K. Seon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136610","display_name":"LSIS (South Korea)","ror":"https://ror.org/03v1bhv69","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210136610"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"J. K. Seon","raw_affiliation_strings":["LS Industrial Systems, Korea","LS Industrial Systems, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LS Industrial Systems, Korea","institution_ids":["https://openalex.org/I4210136610"]},{"raw_affiliation_string":"LS Industrial Systems, South Korea","institution_ids":["https://openalex.org/I4210136610"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050933040","display_name":"Y. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131650","display_name":"Korea Electronics Technology Institute","ror":"https://ror.org/039k6f508","country_code":"KR","type":"facility","lineage":["https://openalex.org/I2801339556","https://openalex.org/I4210089395","https://openalex.org/I4210131650"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Y. Lee","raw_affiliation_strings":["Korea Electronics Tech. Inst, Korea","Korea Electronics Technology Institute, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Korea Electronics Tech. Inst, Korea","institution_ids":["https://openalex.org/I4210131650"]},{"raw_affiliation_string":"Korea Electronics Technology Institute, South Korea","institution_ids":["https://openalex.org/I4210131650"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"306","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7868901491165161},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7599406242370605},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7013997435569763},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6588915586471558},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6346656084060669},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6100547313690186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5738757252693176},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5248653888702393},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5181607007980347},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4959011971950531},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4572652280330658},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.45487815141677856},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4342010021209717},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3295339345932007},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2841397523880005}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7868901491165161},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7599406242370605},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7013997435569763},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6588915586471558},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6346656084060669},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6100547313690186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5738757252693176},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5248653888702393},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5181607007980347},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4959011971950531},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4572652280330658},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.45487815141677856},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4342010021209717},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3295339345932007},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2841397523880005},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2011.6138771","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138771","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1889837674","https://openalex.org/W2040258094","https://openalex.org/W2102038617","https://openalex.org/W2143315229","https://openalex.org/W2147659805","https://openalex.org/W2171545933"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376726667","https://openalex.org/W3089754507","https://openalex.org/W1531753705","https://openalex.org/W4321510758","https://openalex.org/W4245549415","https://openalex.org/W1965232212","https://openalex.org/W1568098132","https://openalex.org/W2107918169","https://openalex.org/W1519908293"],"abstract_inverted_index":{"The":[0,60,81],"Application":[1],"Specific":[2],"Integrated":[3],"Circuit":[4],"(ASIC)":[5],"design":[6,19,45,58],"approach":[7],"depends":[8],"highly":[9],"on":[10,72],"the":[11,14,23,43],"quality":[12],"of":[13,25,50,55,65],"cell":[15,92,98],"library":[16,35],"to":[17,22],"meet":[18],"specifications.":[20],"Due":[21],"use":[24,54],"both":[26],"digital":[27],"and":[28,42,52,94,101],"analog":[29],"signal":[30],"processing,":[31],"mixed-signal":[32,79],"integrated":[33],"circuits":[34],"are":[36],"usually":[37],"designed":[38],"for":[39],"specific":[40],"purposes":[41],"related":[44],"requires":[46],"a":[47,63],"high":[48],"level":[49],"expertise":[51],"careful":[53],"computer":[56],"aided":[57],"tools.":[59],"paper":[61,87],"establishes":[62],"series":[64],"standard":[66,91,97],"cell:":[67],"scan":[68],"D":[69],"flip-flops":[70],"based":[71],"0.5":[73],"micron":[74],"complementary":[75],"metal":[76],"oxide":[77],"semiconductor":[78],"process.":[80],"research":[82],"work":[83],"presented":[84],"in":[85],"this":[86],"includes":[88],"reverse":[89],"engineering,":[90],"schematic":[93],"symbol":[95],"building,":[96],"layout":[99,103],"drawing":[100],"post":[102],"simulation.":[104]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-25T09:21:30.201066","created_date":"2025-10-10T00:00:00"}